2026 IEEE International Memory Workshop (IMW 2026)

Leuven, Belgium
10-13 May 2026

IEEE Catalog Number: CFP26NOV-POD
ISBN: 979-8-3315-5869-7

IEEE Advancing Technology for Humanity

Copyright © 2026, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP26NOV-POD
ISBN (Print-On-Demand):	979-8-3315-5869-7
ISBN (Online):	979-8-3315-5868-0
ISSN:	2330-7978

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

CURRAN ASSOCIATES INC. proceedings .com

TABLE OF CONTENTS

Memory Technology: Enabling the AI Revolution 1
N. Ramaswamy, A. Calderoni, D. Mocuta, D. Daycock, K. Karda, A. Singh, R. Sreeramaneni

NAND Flash Memory: Boundless Battle Against Capacity and Performance 5
Dongku Kang, Takuya Futatsuyama, Jun Hyoung Kim, Suk-Kang Sung, Cheon An Lee

DRAM Evolution and Challenges in Cloud Era 9
Mingyuan Liu, Zongpei Li, Zean Guo, Chen Yang, Qiao Li, Junchao Zhang, Huihui Li, Hao Meng Jiping Zheng, Kanyu Cao, Yiming Zhu

An Ideal Approach to 3D NAND Flash Design for Ultra-High IOPS SSDs (>100M) with Low-Latency (<=us), Fine-Grained (Page Size=512B), and a Novel MB-level Embedded DRAM to support On-Chip NAND Managements 13
Hang-Ting Lue, Teng-Hao Yeh, Chin-Shan Yuan, Keh-Chung Wang, Chih-Yuan Lu

Novel Channel Backside Engineering for Highly Reliable QLC Operation in 3D Flash Memory 17
Takayuki Gyakushi, Yukihiro Sakotsubo, Hikaru Arakawa, Tadashi Nakamura, Yosuke Mitsuno Satoshi Shimizu

Ultra-thin Molybdenum/Polysilicon Stacked Hybrid Floating Gate for Enhanced Program/Erase Efficiency in 3D Flash Memory 21
D. Ikeno, M. Ikeda, D. Nishikawa, I. Oshima, K. Uefuji, Y. Kamiya, R. Fukuoka, Y. Nakata, S. Nodo, M. Oda S. Naito, M. Fujiwara, Y. Shimojo, M. Kitamura, T. Kurusu, F. Arai, A. Kajita, M. Tanaka, K. Sekine M. Kito, H. Mukai

Gain-Cell DRAM Revisited 25
Kiseok Lee, Shimeng Yu, Suman Datta

Novel “S-Cut” Flows for Highly Uniform Multi-Tier Integrated Oxide Semiconductor DRAM 29
Ziheng Bai, Hao Shi, Zhou He, Zhao Liu, Jianqi Chen, Zhiyu Tian, Huan Liu, Jiahan Ke, Jiajia Wu Gangping Yan, Wenjun Chen, Zehuan Hei, Tongshang Su, Baodong Han, Xueli Ma, Xiangsheng Wang Yuke Li, Jinjuan Xiang, Weihan Fan, Hongbo Sun, Guilei Wang, Hao Meng, Mingyuan Liu, Kanyu Cao Chao Zhao

Benchmarking Monolithic 1T1C 3D DRAM Cell Architectures 33
Kiseok Lee, Sungwon Cho, Po-kai Hsu, Suman Datta, Shimeng Yu

Design Considerations for High Performance Vertical Channel DRAM Cell Array Transistor 37
Moonyoung Jeong, Kilho Yu, Yootak Jun, Jae-Hyun Choi, Seungwoo Park, Junsoo Kim, Jeonghoon Oh Segeun Park, Jaihyuk Song

Scaling of Nonvolatile Memory (NVM) Technologies for Storage and Computing in Edge AI 41
F. Carletti, M. Farronato, D. Bondì, S. Giangrasso, P. Mannocci, L. Micheletti, D. Bridarolli, M. Porzani J. A. Jastrzebski, G. Panettieri, G. Larelli, L. Pittoni, G. Hu, A. Al Muktash, L. Chen, L. Sali, D. Ielmini

A Comprehensive Metric for ‘Spike’ Related Effects in Single Chalcogenide Xpoint Memory 45
Andrea Ghetti, Paolo Fantini, Enrico Varesi, Mattia Robustelli, Innocenzo Tortorelli, Fabio Pellizzer

Balancing Memory Window and Write Speed in MFSM Capacitors for Non-Destructive Read-Out FeRAM 49
Taras Ravsher, Jasper Bizindavyi, Shankha Mukherjee, Shruthi Subramanian, Mihaela I. Popovici Harold Dekkers, Yang Xiang, Sergiu Clima, Attilio Belmonte, Jan Van Houdt

Picosecond Probing of Selector-Only Memory Revealing a Memory Window in the Time-Domain 53
Rivka-Galya Nir-Harwood, Taras Ravsher, Daniele Garbin, Ishay Braitbard, Eilam Yalon

Accelerating DRAM Manufacturing Yield Using AI/ML and Physics-Based Process Models 57
TaeYeon OH, Benjamin Vincent, Ivan Chakarov, David Fried

First Demonstration of Vertical Bit-Line 1T1C 3D DRAM Based-On Stacked Dual-Gate IGZO FETs with Excellent P/NBTS and High On-State Current 61
Xuanming Zhang, Fuxi Liao, Yue Zhao, Guanhua Yang, Menggan Liu, Kaifei Chen, Wendong Lu, Zihan Li Naide Mao, Xuhui Li, Yuenan Han, Jicheng Zhao, Congyan Lu, Jiebin Niu, Jinshan Yue, Jiawei Wang Zhicheng Wu, Lingfei Wang, Di Geng, Nianduan Lu, Ling Li

Advancements in Gate Length Scaling and Process Optimization for 3D DRAM Selector Transistors 65
E. Canga, N. Rassoul, R. Ritzenthaler, D. Garbin, J.Loyo Prado, A. Peter, E. Dupuy A. Fernandez Rodriguez, H.Kumar Raut, E. Vrancken, B. Kenens, A. Akula, A. Cacciato, A. Belmonte

A Novel 3D AND-Type 1T1C DRAM Architecture with Local Bitline Transistor (BLT) to Reduce the Bitline Capacitance (CBL) for Enhanced Sensing Window in High-Layer Stacked 3D DRAM 69
Hang-Ting Lue, Teng-Hao Yeh, Wei-Chen Chen, Keh-Chung Wang, Chih-Yuan Lu

Challenges and Innovations in High-Bandwidth DRAM: The Case for Z Angle Memory 73
Stephen Morein

STCO Evaluation of High Bandwidth Storage for Cost-Efficient LLM Training 77
Takashi Maeda, Aakash Patel, Khakim Akhunov, Julien Ryckaert, Alessio Spessot, Dwaipayan Biswas

3D Charge Coupled Device for High-Density and Cost-Efficient Buffer Memory 81
Rishabh Kishore, Swaraj Bandhu Mahato, Roman Izmailov, Yongbin Jeong, Wei Zheng, Jie Li Subhali Subhechha, Maarten Rosmeulen

DRAM Operations under Cryogenic Temperatures: From Device Physics to DIMM Behavior 85
Yuelin Jiang, Bin Lu, Xinhe Wang, Xujing Li, Yinan Yan, Mingli Liu, Zhaoqiang Bai, Jing Zhang Jinlong Pan, Qiang Huo, Yi Li, Jin Dai, Bryan Kang, Jianshi Tang, Huaqiang Wu, Guilei Wang, Chao Zhao Kanyu Cao

Design Architecture Trade-Offs for Hybrid Bonded Array-Periphery VBL 3D-DRAM 89
H. Oh, N. Rassoul, A. Belmonte, G. Sankar Kar, M. Garcia Bardon, D. Biswas, F. Garcia Redondo

Enabling Memory Inflections for the Ai Era Through Materials Engineering 93
Mahendra Pakala, Hao-Ling Tang, Roya Baghi, Minrui Yu, Dongjoon Kim, Wonjoo Kim

Novel Control Gate Contact Enabling HARC Merging in 3D Flash Memory 97
Takashi Kashimura, Yutaka Ohira, Hiromu Saito, Akira Takahashi, Hiroaki Naito, Ayaha Hachisuga Ayumi Watarai, Takeshi Irimoto, Kota Ninomiya, Takamasa Okawa, Tomoki Kinoshita, Rendai Takasaki Naoki Masai, Tomohiko Sugita, Shotaro Kato, Tatsuya Kato

Investigation of Erase Mechanism in Gate Side Injection Devices and its Optimization With an Oxide Semiconductor Channel 101
L. Breuil, Y. Higashi, K. Trivedi, R. Izmailov, J. Stiers, A. Arreghini, G. Van den Bosch, M. Rosmeulen.

Improving 3D NAND Read Performance Through Spatial Analysis of Hot-Carrier Injection Along the Memory Channel 105
Jiahui Yuan, Albert B. Chen, Koichi Nishimura, Peng Zhang, Yiwen Qian, Henry Chin, Changyuan Chen

Array Scale Evaluations of High-k Inside Memory Hole (HIM) Structure for Advanced Z-scaling of 3D Flash Memory 109
Takumi Moriyama, Naohiro Hosoda, Ryota Suzuki, Masanori Tsutsumi, Shunsuke Takuma, Masashi Iwasaki Satoshi Shimizu, Fumie Kikushima, Tatsuya Ishikawa, Tatsuo Ogura, Katsuyuki Sekine

Multi-level In-Memory Computing with 3D Flash Memory using Activation-Time-Modulated Sequential Multi-Block Access and Tightly Integrated Current Control Cell (CC Cell) 113
Kana Kudo, Yuta Aiba, Kazuma Hasegawa, Xu Li, Yuichi Sano, Tomoya Sanuki

Analysis and Mitigation for Row Hammer in IGZO Based eDRAM at Advanced FinFET Node 117
A. Sharma, D. Matsubayashi, S. Subhechha, H. Oh, M. Garcia Bardon, A. Belmonte, G. S. Kar, D. Biswas F. Garcia-Redondo

Analog In-Memory Computing for Large Language Model Inference: Opportunities and Challenges 121
A. Vasilopoulos, H. Benmeziane, J. Büchel, W. Simon, A. Singh, I. Boybat, J. Luquin, P. Narayanan, H. Tsai G. W. Burr, A. Rahimi, M. Le Gallo, V. Narayanan, A. Sebastian

Demonstration of 3D-Extendible, Logic-Compatible Sub-1.8 V Asymmetric Double-Gate FeFETs with Sub-3.5 nm Ultrathin HZO for Analog CIM 125
Kyungsoo Park, Hyeoncheol Jeong, Jihoon Choi, Taesuk Kim, Yeonwoo Choi, Jinyeong Lee Chulwon Chung, Younseon Kang, Jinho Ahn, Changhwan Choi

Comprehensive Analysis of Floating-Body Effect and Data Retention in the Next Generation DRAM Cell 129
Leitao Liu, Tony Kanago, Nidhi Agrawal, Sangmin Hwang, Siwoo Lee

Architectural Design of Low-latency and Highbandwidth 3D NAND with Split-Stacked Row Decoder for LLM Inference 133
Youngjun Park, Chanho Kim, Seunghwan Song, Wonbo Shim

Ultra-Fast FE Switching of 260 ps with Record-High $2 \mathrm{P}_{\mathrm{r}}$ of $64 \mu \mathrm{C} / \text{cm}^{2}$ and Switching Current of $3.2 \times 10^{5} \mathrm{A} / \text{cm}^{2}$ in La-Doped HfO_{2} with Recoverable Fatigue 137
Tianyue Fu, Min Zeng, Shiwei Yan, Shiyuan Liu, Yanqing Wu

Achieving a Dielectric Constant of 60 in $\text{Zr}_{x} \text{Hf}_{1-x} \mathrm{O}_{2}$: A Candidate for DRAM? 141
Pramoda Vishnumurthy, Richard Ganser, Alfred Kersch, Thomas Mikolajick, Uwe Schroeder Dong-Gyu Kim, Chang Hwa Jung, Hanjin Lim

HZO-based Ferroelectric FinFETs Exhibiting Low Power, Long Retention, and High Endurance (HZO-Based Ferroelectric FinFETs Exhibiting Low Power, Long Retention, and High Endurance (>109 Cycles) Performance at Cryogenic Temperaturesgt;10^{9}$ Cycles) Performance at Cryogenic Temperatures 145
Ankit Agarwal, Jay Liu, Vita Pi-Ho Hu, William Cheng-Yu Ma, Kuo-Hsing Kao, Chun-Jung Su

Experimental Decomposition of Threshold Voltage Distribution in 176-Layer Tlc Vertical Nand Flash Memory 149
Chulmin Choi, Sungyung Hwang, Sanghoon Lee, Sangwon Kim, Hyeongwon Choi, Geon Kook Kibong Moon, Youngsoo Ahn, Sungbok Lee, Jaeduk Lee, Jaehoon Jang, Jaihyuk Song

In-Memory Log-Transformation and Multi-Exponentiation with Analog RRAM Arrays for Efficient Data Processing 153
Haoran Wang, Zongwei Wang, Jingwei Sun, Ruiqing Xie, Lin Bao, Yimao Cai

Quantitative Analysis of On-Current Discrepancy Between Monocrystalline Si and IGZO Channels in Stacked 3D-DRAM Transistors 157
Jiseok Hong, Nouredine Rassoul, Subhali Subhechha, Geert Eneman, Attilio Belmonte, Jan Van Houdt Anne S. Verhulst

Comprehensive Parasitic Analysis and Scalability Optimization of IGZO GAA Nanosheet 3D DRAM 161
Wei Wang, Shipeng Wang, Xufan Li, Zeyu Guo, Wenfeng Jiang, Jinshan Yue, Chuanke Chen, Chen Gu Congyan Lu, Kaiping Zhang, Nianduan Lu, Yu Liu, Jiebin Niu, Shengjie Zhao, Weiwei Li, Di Geng, Ling Li

Materials to Systems Co-Optimization (MSCO) Modeling Platform for PPA projections from Novel Material and Process Innovations Targeting Next Generation DRAM Technologies 165
Ashish Pal, Hojin Kim, Gregory Costrini, Ning Yang, Rohit Gupta, Subi Kengeri, El Mehdi Bazizi

Overcoming Erase Limitations of Amorphous Oxide Semiconductor Channels Through Dual Source/Drain Structures for Flash Memory 169
Sukin Kang, Jaewon Ham, Yonghee Lee, Sahngik Aaron Mun, Jinheon Choi, Juneseong Choi Hyungjeung Kim, Shihyun Kim, Subin Moon, Cheol Seong Hwang

Leveraging Cutting-Edge Oxidation Techniques to Enable Next Generation Memory Devices 173
Tobin Kaufman-Osborn, Michael Darrow, Tommaso Rollo, Valerio Milo, John Hayden, Hao-Ling Tang Tsewei Pan, Sameh Helmy, Dimitrios Pavlopoulos, Chris Olsen, Federico Nardi, Luca Larcher Michael Bowes, Mahendra Pakala

A 28 nm 16 Mb Embedded RRAM IP with Hybrid Array Structure for OTA Update Application 177
Xiangchao Ma, Shan Gao, Di Wang, Hanyu Ren, Tianhui Xu, Changzhao Xin, Kun Wang, Jianshi Tang Bin Gao, He Qian, Huaqiang Wu

PIRS: A Thermodynamic Relaxation Suppression Scheme on 40nm MLC RRAM Macro for Edge AI Inference 181
Cong Sun, Yuan He, Jianshi Tang, Chengxiang Ma, Kaimeng Liu, Wei Chang, Dong Wu, Ning Deng Bin Gao, He Qian, Huaqiang Wu

Enhancing SONOS-Type Flash Memory for Nonvolatile Analog Computing-in-Memory via Precise Multi-Level Weight Control and Improved Retention 185
T. Kobayashi, Y. Taniguchi, H. Ikegaya, T. Tamatsu, M. Yamaguchi, K. Yanagisawa, Y. Uji, T. Yabe S. Yoshida, Y. Kawashima, T. Shimozato, H. Kobori, T. Kato, F. Owada, S. Noda, H. Yoneda, K. Okuyama T. Hosomi, K. Oto, S. Koshina, T. Morie

Logical Scaling Beyond 4 Bit/Cell: Opportunities and Challenges 189
Muhammad Masuduzzaman, Xiang Yang, Deepanshu Dutta

Evaluation of Sidewalls Properties in HZO-Based 3D Ferroelectric Capacitors 193
Nicolò Giovannelli, Jean Coignus, Simon Martin, Julien Borrel, Carine Jahan, Antoine Salvi Fabien Grimaud, Melanie Louro, Romuald Blanc, Corinne Comboroure, Christelle Boixaderas Mehdi Oujanba, Stéphane Minoret, Julian Sturm, Damien Deleruyelle, François Andrieu Laurent Grenouillet

20 ps Non-Destructive Read and 1 ns Write Operations at <5 V in Ferroelectric HfO_2/ZrO_2 Non-Volatile Memories 197
A. Baigol, R. Hamming-Green, P. Uriarte Vicandi, J. Gao, T. Zellweger, A. Panda, A. Emboras, M. Csontos M. Luisier, B. Noheda, L. Bégon-Lours

A Gate-All-Around Back-Gated Junctionless 3D NAND Structure for Improved Switching Efficiency and Variability Suppression 201
Seah Min, Sohee Kim, Jong Kyung Park, Yun-Heub Song

An Ultra-Fast 3P0V Multi-Level Cell Programming Algorithm for Inference Context Memory Storage (ICMS) 205
Jiacen Guo, Xiang Yang

Mitigating String Current Deficit in Future-Generation 3D NAND through a Co-Design Strategy for Verify Level and Bitline Voltage 209
Wei Cao, Xiang Yang, Henry Chin, Deepanshu Dutta

Systematic Failure Mode Analysis and Yield Enhancement of STT MRAM Arrays via Interconnect Patterning and Process Optimization 213
D. Basu, J. R. Agudelo, W. Kim, T. Dou, A. Lopez, D. Narducci, N. Jossart, S. Rao, M. Liebens K Vandermissen, D. Tsvetanova, Y Jiang, E. Vrancken, B. Reddy, G. S. Kar