

2026 International VLSI Symposium on Technology, Systems and Applications (VLSI TSA 2026)

**HsinChu, Taiwan
13-17 April 2026**

IEEE Catalog Number:
ISBN:

CFP26DF6-POD
979-8-3315-6239-7



Copyright © 2026, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP26DF6-POD
ISBN (Print-On-Demand):	979-8-3315-6239-7
ISBN (Online):	979-8-3315-6238-0

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

TABLE OF CONTENTS

An 88.1TOPS/W Hidden-Neural-Network Processor for Anomalous Sound Detection	1
<i>Li-Yuan Chang, Ren-Hao Chiou, Heng-Siang Gao, Chia-Hsiang Yang</i>	
A Cost-Efficient FPGA Implementation of Real-Time Target Detection and Robotic Arm Transport System	3
<i>Siyi Li, Weiwei Shi, Xiaocong Cao, Hongliang Chen, Haoren Qin</i>	
A 38.21-TOPS/W SRAM-Based Digital CIM Macro for Bit-Level Sparsity-Aware MAC Operations	7
<i>Priyanshu Tyagi, Dhayan Dhananjaya Senanayake, Sparsh Mittal</i>	
Design and Optimization of an Instruction-Level Reconfigurable FPGA-Based Low-Power DNN Accelerator	11
<i>Tao Zhuang, Ke Ma, Shinichi Nishizawa, Shinji Kimura</i>	
A 1781 GOPS Compute-In-Memory CIM Macro with a Novel Dual-Port 8T SRAM for Implementing Multiple Logical Operations	15
<i>Cheena Singhal, Abhishek Goel, Kartik Shahi, Palak, Sparsh Mittal, Sudeb Dasgupta</i>	
Minimal Linux-Bootable RV64 Core: Microarchitecture Design and SoC Simulation	19
<i>Pei-Shan Hsiao, Yi-Teng Zhuang, Chung-Ho Chen</i>	
A Scalable RISC-V Symmetric Multiprocessor	23
<i>Tzu-Chen Yang, Ye Chen, Lin-En Yen, Yu-Ting Lee, Chun-Jen Tsai</i>	
A High-Bandwidth Multi-Stream SIMD RISC-V Quad-Core Processor Based on an Asynchronous Ring Architecture	27
<i>Jih-Ching Chiu, Jiun-Wen Hsiao, Pin-Yao Chen</i>	
Transformer Encoder Architecture for Edge FPGAs	31
<i>Mukesh Narayana Gadde, Kizheppatt Vipin, A. Amalin Prince</i>	
Semantics-Driven Animation Generation Design for LLM Applications	35
<i>Yu-Lung Chen, Yi-Hsin Chen, I-Ting Chang, Chen-Hao Li, Chun-Lung Hsu</i>	
Recent Advances in Charge Amplifiers for Particle Detection	39
<i>Yang Chu, Yixin Song, Jace Rozsa, Parker Allred, Aaron R. Hawkins, Shiu-Hua Wood Chiang</i>	
Algorithm-to-Hardware: Enabling Ultra-Low-Power Edge AI through Direct RTL Conversion	41
<i>Hsin-I Wu, Wei-Hsin Chang, Hsu-Hsun Chin, You-En Wu, Kuo-Cheng Chin, Ren-Song Tsay</i>	
GNN-Augmented MaskPlace: Fast Convergence in Macro Placement through Metaheuristic-Synthesized Datasets	43
<i>Varad Bharadiya, Krutik Patel, Shannon Muthanna, Margasahayam Venkatesh Chirag, Madhav Rao</i>	
Differentiable Sensitivity-Based Skew Scheduling Framework for Timing Optimization	47
<i>Hsin-Tzu Chang, Wen-Hao Liu, Yi-Chen Lu, Anand Rajaram, Iris Hui-Ru Jiang, Haoxing Ren</i>	
HAWK: Machine Learning-Driven Waiver of Marginal Hold-Time Violations with Process-Variation Awareness	51
<i>Umang Singadiya, Pooja Beniwal, Sneha Saurabh</i>	

Cocktail Security Scheme for Patching the Bus Vulnerability of Chiplet ICs	55
<i>Jui-Hsien Wang, Zheng-Hao Wang, Shi-Yu Huang, Chi-Kang Chen</i>	
CFET-HMF: A hybrid metaheuristic framework for Synthesizing Standard Cells of CFET	59
<i>Tengfei Zhang, Rundong Jia, Qianqian Huang, Ru Huang</i>	
Training Approximate CNNs using Block-wise Quadratic Surrogate Gradient	63
<i>Ke Ma, Tao Zhuang, Shinichi Nishizawa, Shinji Kimura</i>	
SoftApprox: A Hardware-Efficient SoftMax Approximation for FPGA-Based Transformer Inference	67
<i>Komaragiri Sai Vishwanath Rohit, Lohitaksh Maruvada, Madhav Rao</i>	
'1'-bit Count-based Sorting Unit to Reduce Link Power in DNN Accelerators	71
<i>Ruichi Han, Yizhi Chen, Tong Lei, Jordi Altayo Gonzalez, Ahmed Hemani</i>	
Truncation-Based Approximate Communication with Zero-Bypass for Efficient CNN Accelerators	75
<i>Tong-Yu Hsieh, Po-Kai Huang, Jun-Tsung Wu</i>	
PixSA: Hardware Efficient Pixel-Level Systolic-Array Architecture Design for AI Workloads	79
<i>Vibushita S, Mohit Jagini, Nanda Mitra Pammi, Madhav Rao</i>	
A LLM-Assisted High-Level Synthesis Code Transformation from C++ to SystemC	83
<i>Ray-Che Hsu, Hung-Yu Kao, Chih-Tsun Huang, Jing-Jia Liou</i>	
SHARP: A Comprehensive SystemC HLS Benchmark Suite and LLM-Assisted Testbench Optimization for RTL Coverage Closure	87
<i>Yi-Wen Tang, Shao-Tang Sung, Fang-Yu Hsu, Wen-Yu Teng, Hung-Yu Kao, Jing-Jia Liou Chih-Tsun Huang</i>	
FLAIR: A Framework for LLM-Driven Assertion Generation and Incremental Refinement	91
<i>Utkarsh Choudhary, Shivam Shukla, Sneh Saurabh</i>	
Exploring LLM-based Verilog Code Generation with Data-Efficient Fine-Tuning and Testbench Automation	95
<i>Mu-Chi Chen, Po-Hsuan Huang, Yu-Hung Kao, Yen-Fu Liu, Yu-Kai Hung, Cheng Liang, Shao-Chun Ho Chia-Heng Tu, Shih-Hao Hung</i>	
A High-Performance Microcontroller with Mathematical Function Unit and Compute-in-Memory Accelerator for Edge AI	99
<i>Parkson Wong, Jui-Jen Wu, Shan Chi, Steve Chen, T. H. Yeh, Jean Ko, Shawn Liu, Ryan Ou, Kuo Tseng Rory Wen, Sing-Han Wang, Richard Chen, Ken Chang</i>	
Enabling Affordable Chip Design with Open Chiplet Atlas™ Ecosystem	102
<i>Zhimin Chen, Wei-Han Lien</i>	
Redefining AI Architecture with NAND Flash	104
<i>Hao-Zhi Lee, Ming-Hui Wang, Yu-Hao Wang, Chia-Ming Hsu, Yi-Juan Du, An-Cin Li, Tso-Yuan Chen Kai-Wei Tsou, Shiu-Ming Tsao, Jian-Ping Syu, Wei Lin</i>	
A 20 Gb/s 2×VDD PAM-4 TX Output Driver With Core-Only Devices	106
<i>Che-Chia Tien, Tai-Cheng Lee</i>	
A 64-Gb/s Baud-Rate PAM-4 Receiver With One-Tap DFE and Reference-less CDR	108
<i>Cheng-Fu Weng, Jhe-En Lin, Shih-Chang Ma, Shen-Iuan Liu</i>	

A Near Zero-DC Readout Circuit for CMOS Image Sensors	112
<i>Tonny Do, Robert Johansson, Ruben Gomez-Merchan, Trung Thanh Nguyen</i>	
A 433MHz –33.2 dBm Sensitivity Fully Passive RF Wake-Up Receiver	116
<i>Yu-Chi Chiu, Ren-De Huang, Kuang-Wei Cheng</i>	
A 14-bit, 125ps Temporal Resolution, CMOS Multi-Phase Dual Edge Digital Pulse Width Modulator	120
<i>Ying-Yu Yang, Wei-Chih Wang, Yen-Yu Chen, Yi-Ting Lin, Yu-Te Liao</i>	
51.2 Gbps High-Entropy Random Number Generator Based on Hyperchaotic System	124
<i>Yu-Shuo Chang, Cheng-Bin Chen, Yuan-Hao Huang</i>	
A 1KB oFEC-like Code Construction and its Decoder Architecture for NAND Applications	128
<i>Yan-Teng Chuang, Erh-Yi Tu, Chi-Wei Huang, Chuan-Yun Lai, Yen-Chin Liao, Hsie-Chia Chang</i>	
An Efficient Precoding Processor Based on RISC-V Architecture for MU-MIMO Systems	132
<i>Yu-Chi Lin, Pei-Cheng Yeh, Yi Ruei Li, Wenn-Yi Lin, Yi-Ling Tsai, Shih-Hao Fang, Chung-An Shen</i> <i>Yuan-Hao Huang</i>	
FPGA-Accelerated Risk Management for High-Frequency Trading with Two-Level Pipelined Architecture and Re-hash Tree Probing	136
<i>Katherine Shu-Min Li, Chuan-Pu Chiou, Cheng-Han Yu, Syng-Jyan Wang, Liang-Chia Cheng</i> <i>Chun-Lung Hsu, Chien-Cheng Peng, Bin-Ming Wang, Fang-Chi Wu</i>	
HLS Driven Obfuscation of DSP Hardware IP Designs using Non-invertible Arbitrary Function and Reconfigurable Intertwined Obfuscation Logic	140
<i>Anirban Sengupta, Nabendu Bhui, Vishal Chourasia, Ayush Kumar Singh</i>	
A sub-1V, 82ppm/K Cryo-CMOS Voltage Reference based on ΔV_{th} in 22nm FDSOI	144
<i>Matthias Eberlein, Johannes Weber</i>	
A Wide Temperature Range 12 μ W 212-ppm/ $^{\circ}$ K Bandgap Reference Circuit	146
<i>Kun-Jhe Li, Chi-Yin Chiu, Pei-Wen Li, Chien-Nan Kuo</i>	
A 0.01-mm ² 10-bit 5-GS/s Current-Steering DAC Using Replica Current Generator for Cryogenic Applications	150
<i>Yi-Hsuan Chiu, Shen-Iuan Liu</i>	
Precharge-Free Non-Volatile TCAM Using VCMA-MTJs with Op-Amp-Based Sensing and Embedded PUF Functionality	154
<i>Kevin Vicuña, Marco Villegas, Lionel Trojman</i>	
Non-Linear Tunable RO-based Time-to-Digital Converter for FeFET-based Computation-in-Memory Macro	158
<i>You-Chun Nian, Wei Lu, Po-Tsang Huang</i>	
Hardware implementation challenges for post-quantum cryptography	162
<i>Ingrid Verbauwhede</i>	
Enabling High-Speed, Low-Voltage Frequency and Phase Modulation with Complementary Field-Effect Transistors (CFETs)	163
<i>Sandeep Semwal, Pin Su</i>	

Dual-Function Surface Topology: Optimizing Ohmic Contacts and Channel Mobility via Cycle-Controlled PEALD Ga ₂ O ₃ on 20nm Si Nanosheet	165
<i>Bi-Xian Wu, Yi-Hsiang Chen, Heng-Jui Chang, Chi-Tai Hsieh, Tzu-Hsuan Chang</i>	
Modeling and Optimization of the Channel-All-Around (CAA) FeFETs	167
<i>Pei-Ying Li, Hsin-Tzu Liao, Jia-Yang Lee, Min-Hung Lee</i>	
Doping Engineering of p-GaN Gate HEMTs on Si	169
<i>Jun-Zhe Wang, Kai-Chieh Chen, Sheng-Kai Chen, Po-Chun Yeh, Po-Tsung Tu, Jen-Inn Chyi</i>	
Comprehensive Inspection Techniques for Evaluating Mg Activation Anneal in p-GaN of GaN Power Devices	171
<i>Pao-Chi Yao, Ru-Zheng Lin, Chung-Kai Hu, Hua-Mao Chen, Chih-Ming Lai, Yu-Jen Chen</i>	
Investigation of the High-Frequency Characteristics and Scaling Performance of AlScN/GaN and AlInGaN/GaN HEMTs	173
<i>Hao Lee, Yuh-Renn Wu, Po-Tsung Tu, Po-Chun Yeh</i>	
Low-Frequency Noise Characterization in HfO ₂ /Al ₂ O ₃ Tunnel Junctions for Quantum and Detection Applications	175
<i>Bilel Chergui, Abdelkader Aliane, Hacile Kaya, Fabien Laulagnet, Messaoud Bedjaoui, Melanie Dartois, Christophe Porzier, Martin Kogelschatz</i>	
Accurate and Scalable MOL CFET Parasitic R/C Extraction via EM-Based Deep Learning Framework	177
<i>Chia-Yen Lai, Kuan-Ju Chou, Yiming Li</i>	
Strain-Driven Control of Carrier Injection at Pristine and Defective n- and p-Type Metal-TMD Interfaces	179
<i>Sheikh Mohd Ta-Seen Afrid, He Lin Zhao, Arend M. van der Zande, Shaloo Rakheja</i>	
Modeling and Characterization of Ferroelectric HZO considering Imprint Mechanisms	181
<i>Hau Ting Tsai, Guan Lin Liu, Che Chi Cheng, Min Hung Lee, Pin Su</i>	
Enabling Logic-in-Memory (LiM) Functionality with Junctionless FeFETs	183
<i>Neeraj Samant, Aarya Ameet Agavekar, Dhruv Ganesh, Rohit Kumar Nirala, Manish Gupta, Abhinav Kranti</i>	
Impact of Si-doped Concentration on the Positive Anode Stress Stability of β -Ga ₂ O ₃ Schottky Barrier Diodes	185
<i>Pei-Jung Wang, Thien Sao Ngo, Huu Phuoc Dang, Niall Tumilty, Tian-Li Wu, Ray-Hua Horng</i>	
A Theoretical and Experimental Assessment of IMD2-H2 Correspondence Under Memory-Effects	187
<i>Vandroogenbroek Arthur, Rack Martin, Allibert Frédéric, Raskin Jean-Pierre</i>	
Multi-Head Cascaded Deep Neural Networks with Multi-Scale Loss for BSIM-CMG C-V and I-V Parameter Extraction in Advanced MOSFETs	189
<i>Sidhant V. Vazarkar, Abdullah M. H. Cachhi, Shreyan Ghosh, Girish Pahwa</i>	
A Compact Model for Charge-Based Voltage Readout in Multi-Level Capacitive Memories	191
<i>Mochamad Januar, Zhao-Feng Lou, Min-Hung Lee</i>	
Design of a Traveling-Wave Mach-Zehnder Modulator Based on a Periodic Cylindrical Dual-Layer Metal Electrode	193
<i>Yung Ju Huang, Hsiao Ting Chu, Yu Liang Liu</i>	

Optical Non-Volatile Memory with TiAlXOY Trapping Stacks	195
<i>Wen-Ching Hsieh, Toji Matsuda, Dong-Ru Hsieh, Chang-Jyh Hsieh, Bing-Mau Chen, Chih-Chao Yang Fuh-Cheng Jong, Wei-Ting Tseng, You-Chen Zhou, Li-Hang Ho, Xing-Yu Chen</i>	
Oven-Controlled Bandgap: A Fully Integrated Temperature and Voltage Reference	197
<i>Matthias Eberlein</i>	
Device-Circuit Co-Design of Variation-Resilient Read and Write Drivers for Antiferromagnetic Tunnel Junction (AFMTJ) Memories	201
<i>Yousuf Choudhary, Tosiron Adegbiya</i>	
Implementation of a Lightweight Compression Architecture for Real-Time UHD Video Integration on FPGA	205
<i>Bing-Yi Lin, Shanq-Jang Ruan, Yu-You Xie</i>	
Robust Token Merging for Vision Transformer	209
<i>Wan-Jung Chen, Yun-Hao Yang, Ya-Chi Peng, Chao-Wei Chang, An-Yeu Andy Wu, Shih-Hsu Huang Mladen Berekovic</i>	
Fixed-Point FPGA Accelerator for Reveal-Network Inference in Deep Image Steganography	213
<i>Nishith Akula, Sujit Ghantasala, Madhav Rao</i>	
Synergistic Defect Characterization of Fe-FETs	217
<i>Paul U. Feiler, Alexander Schmid, Yannick Raffel, Ricardo Olivo, Shouzhuo Yang, Maximilian Lederer Johannes Heitmann</i>	
Process Selection Strategy for Chiplet-Based 2.5D Systems under Design Constraints	219
<i>Zi-Wei Huang, Yi-Ting Li, Wuqian Tang, Liang-Chia Cheng, Yung-Chih Chen, Chun-Yao Wang</i>	
From Specification to Layout: An AI-driven Automation Design Flow for Analog Circuits	223
<i>Fang-Yi Liu, Hsin-Yi Lee, Tai-Cheng Lee</i>	
A Hybrid Optimization Framework for Automatic Design of Arbitrary-Topology Matching Networks	227
<i>Jing Leng, Wei Feng, Hongtao Xu, Ye Lu</i>	
A Compact 3T1F FeRAM Compute Cell for In-Memory MAC Using Partial Polarization Switching	229
<i>Vikrant Singh, Anand Bulusu, Girish Pahwa</i>	
Investigation of High-Breakdown p-GaN HEMTs and TCAD Verification of RESURF Technology	231
<i>Pei-Tien Chen, Yu-Wen Lai, Po-Tsung Tu, Hao-Chung Kuo, Lung-Hsing Hsu, Chang-Hong Shen Po-Chun Yeh, Hsin-Chu Chen</i>	
Transient Mechanism of Steep Slope Devices "GCCl SOI-Tr" and Proposal of Ultralow Leakage Structure	233
<i>Haruki Yonezaki, Takayuki Mori, Jiro Ida</i>	
Enhanced HfO ₂ -Based Ferroelectric FETs with NH ₃ -Plasma Induced SiON Interfacial Layer	235
<i>S. Yang, F. Schöne, C.-S. Lin, A. Agarwal, R. Hoffmann, K. Kühnel, Y. Raffel, D. Lehninger, K. Seidel K.-H. Kao, M. Lederer, G. Gerlach</i>	
Cryogenic Characteristics of Isotopically enriched ²⁸ Si/SiGe Heterostructure Field-Effect Transistors	237
<i>Hsiang-Shun Kao, Yu-Jui Wu, Yu-Hsuan Huang, Tsai-Tzu Lu, Muskan Sangal, Wei-Hsiang Kao Jiun-Yun Li</i>	

Effect of Ozone Annealing on the Characteristics of p-Type SnO TFT	239
<i>Kai-Sheng Lin, Yu-Ying Lin, Guan-Han Lin, Hsiang-Chao Yang, Tsung-Te Chou, Chien-Wei Chen Chi-Chung Kei, Fan-Yu Yen, Wei-Yen Chen, Feng-Ching Chu, Feng-Cheng Yang, Chun-Hsiung Lin</i>	
Polymer Microwave Fibers: A New Communication Concept that Merges Copper and Optical	241
<i>Patrick Reynaert, Pieter-Antonio Fernandez</i>	
Repositioning Terahertz Wireless: Compact Beamforming for Medium-Range Mobile Connectivity	245
<i>Minoru Fujishima</i>	
When Small Variations Become Big Failures: Reliability Challenges in Compute-in-Memory Neural Accelerators	247
<i>Yifan Qin, Jiahao Zheng, Zheyu Yan, Wujie Wen, Xiaobo Sharon Hu, Yiyu Shi</i>	
Approximate Storage to realize Energy Efficient MTJ-based Non-volatile SRAM for Image Processing and On-device Learning	249
<i>Kimiyoshi Usami, Shunkichi Hata, Takumi Kikuchi</i>	
Low Power HfZrO ₂ FeRAMs With In-Situ CF ₄ Plasma Treatment at TiN Bottom Electrode Featuring Superior Endurance and Robust Retention for Embedded NVMs	251
<i>Dong-Ru Hsieh, Yi-Hsiu Chen, Yi-Sin Rao, Li-Quan Yang, Chia-Chen Wan, Kuan-Lin Chen Shang-Lin Hsieh, Li-Ting Chou, Yi-Chen Chiang, Nai-Fang Hsu, Chun-Jung Su, Tien-Sheng Chao</i>	
WO _x -HZO-PEALD-TiN Interface-Engineered Ferroelectric Capacitors with >2×10 ¹⁰ Endurance	253
<i>Agniva Paul, Gautham Kumar, Sunanda Thunder, Apu Das, Asim Senapati, Hubert Lakner, Sourav De</i>	
Reviving Etch-Induced Damage on Ge MFIS via NH ₃ Plasma: 138% 2Pr Boost, >1000× Faster Switching, and Robust Duty-Cycle Endurance	255
<i>Kuei-Yuan Chen, Po-Lun Lin, Chung-Jung Su, Pin Su</i>	
Resistance Read Out of Sensing Configuration for HfZrO ₂ 1T1R Ferroelectric Capacitive Memory	257
<i>Z.-F. Lou, K.-Y. Hsiang, Y.-T. Chang, J.-F. Wang, C. W. Liu, M. H. Lee</i>	
Achieving high endurance in cryogenic FeMFETs	259
<i>Cyun-Siang Lin, Shouzhao Yang, Ankit Agarwal, Jacob Syndikus, David Lehninger, Kuo-Hsing Kao Maximilian Lederer</i>	
Area-dependent dielectric breakdown: an overlooked yet inevitable physical phenomenon (invited)	261
<i>Ernest Y. Wu</i>	
A High-Endurance 28nm HKMG Bipolar 2T eRRAM Fabricated Without Extra Masks: Insight into Filament Evolution via RTN Measurement	265
<i>Yi Xiang Huang, Yu Hsien Lin, Po Hsiung Huang, Chi Da Lu, E Ray Hsieh</i>	
Metal-Insulator-Metal Capacitors with Low Leakage Current and Low CET for DRAM Applications	267
<i>Jhih-Yuan Liang, Yu-Rui Chen, C. W. Liu</i>	
Smart Pixel with TCRaRAM: Tunable Capacitance for Analog Conversion Gain in Next-Generation Imaging Systems	269
<i>Shubham Pande, Salil Chourasia, Krisha Suthar, Sandeep Kumar, Veeresh Deshpande, Andrea Padovani Luca Larcher, Gaurav Thareja, Bhaswar Chakrabarti</i>	
ZnO/Al ₂ O ₃ Heterojunction Based Optoelectronic Neuro-inspired Memristor	271
<i>Saransh Shrivastava, Yu-Hang Poh, Chen-Wei Chang, Ke-Yue Wen, Stephen Ekaputra Limantoro Tseung-Yuen Tseng</i>	

Low-Temperature Hybrid Bonding Optimization for Ultra-Wide I/O AI DRAM Stacking	273
<i>Wei-Yang Huang, Yung-Yu Kuo, Yi-Jen Lo, Chia-Chun Liao, Jui-Feng Chang, Chiang-Lin Shih</i>	
Enabling Distributed Intelligence Beyond Conventional Scaling: New Materials, Devices, and Autonomous Microsystems	275
<i>Tomás Palacios</i>	
Rotational domains in heteroepitaxial β -Ga ₂ O ₃ films grown by MOCVD	278
<i>Filip Guemann, Hemendra Chouhan, Edmund Dobročka, Kristína Hušeková, Dagmar Gregušová, Sai Gurukrishna Vadlamudi, Alicia Rosová, Roshan Jeevan Chidambaram, Milan Ľapajna</i>	
Suppression of Bias Instability in Monolayer WSe ₂ Top-Gate pFETs at Sub-1 nm EOT	280
<i>Yu-Wei Hsu, Chen-Hsun Hsu, Ching-Shuan Huang, Nien-En Chiang, Yu-Tung Lin, Shao-Heng Chen, Ting-Hua Wei, Sin-Yue Li, Ying-Zhang Chiu, I-Chih Ni, Chih-I Wu, Tsung-En Lee</i>	
Thermal Stability Enhancement in AlO _x -passivated Ultrathin InO _x FETs by Using PEALD-AlO _x Dielectric	282
<i>Chia-Tsong Chen, Kazuki Ishiyama, Kasidit Toprasertpong, Toshifumi Irisawa, Wen Hsin Chang, Ryutaro Nishino, Shinji Migita, Yukinori Morita, Hiroyuki Ota, Tatsuro Maeda</i>	
Titanium as Oxygen Scavenging/Etching Stop Layers to Boost I _{on} of Self-Aligned IGZO Top-Gate Transistors	284
<i>Hsien-Ming Sung, Yu-Shan Wu, Yuan-Ming Liu, Ying-Jung Chen, C. W. Liu</i>	
Contact-Length Scaling and Carrier Injection in ML MoS ₂ FETs with Hybrid Sb S/D Contacts	286
<i>Szu-Huan Hsu, Wen-Chia Wu, Chao-Hsin Chien, Yiming Li</i>	
On Variability of ML/BL MoS ₂ FETs Induced by Channel-Layer-Thickness Fluctuation	288
<i>Kuan-Lin Lee, Yiming Li</i>	
Interlayer and Band-Engineered Charge Trap Flash Enabling Low Voltage and Reliable Quad Level Operation	290
<i>Sanghun Jeon, Sangho Lee, Giuk Kim, Yunseok Nam, Seungyeon Chang, Jinho Ahn</i>	
High-RA STT-MRAM for In-Memory Computing: From Device Engineering to Prototype-IMC Validation	294
<i>Ming-Chun Hong, Hsin-Han Lee, Guan-Long Chen, Sin-You Huang, Chiao-Yun Lo, Yi-Hui Su, Ho-Lin Tsai, Shih-Ching Chiu, Cheng-Yi Shih, Yao-Jen Chang, Chih-Yao Wang, Shan-Yi Yang, Yu-Chen Hsin, Jeng-Hua Wei, Shyh-Shyuan Sheu, Wei-Chung Lo, Shih-Chieh Chang, Tuo-Hung Hou</i>	
A Novel Gate-injected Ferroelectric Tunnel FET with Ambipolarity Enabling 3D In-Storage Computing and Searching for LLMs	296
<i>Jin Luo, Shaodi Xu, Yuxin Lin, Qianqian Huang, Ru Huang</i>	
Novel Full Ferroelectric-based Continuous-Time Ising Machine with Ultra-Low Hardware Cost for Real-Time Combinatorial Optimization	298
<i>Weikai Xu, Qianqian Huang, Ru Huang</i>	
In-depth energy analysis of a hybrid sMTJ/RRAM Ising machine	300
<i>H. Levices, M-A. Iftakher, K-E. Harabi, M-C. Faye, P. Talatchian, K. Garello, D. Querlioz, L. Hutin</i>	
Variability Prediction for Polycrystalline Devices based on Voronoi Diagram and Graph Neural Network Representation	302
<i>Yan Song, Tao Du, Wei Zhang, Xuanyao Fong, Guangxi Hu, Ye Lu</i>	

Performance Enhancement of Nanosheet/Nanowire RF Transistor Arrays by Backside Metal Layout	304
<i>Chih-Hsuan Lu, Hsin-Cheng Lin, Tao Chou, Ching-Wang Yao, C. W. Liu</i>	
Improved pulsed OFF-state and SEMI-ON state Stability with Enhancement of Breakdown Voltage using Sunken Floating Field plate in RF GaN-on-Si MIS-HEMTs	306
<i>Meng-Che Tsai, Huu Phuoc Dang, Yi Yang, Anant Johari, Trinh Ngo Minh Thang, Chi-An Chen Rajendra Singh, Tian-Li Wu</i>	
Performance Boost in RF HEMTs Through a Polarization-Enhanced 10-nm InAlGaN Barrier with T-Gate Process Integration	308
<i>Lung-Hsing Hsu, Ming-Hsuan Kao, Wen-Hsien Huang, Jia-Min Shieh, Chih-Yao Chang, Yen-Yang Hsieh Hao-Chung Kuo, Chuan-Yeh Yu, Yu-Lun Chueh, Chang-Hong Shen</i>	
> 60 GHz Antenna-in-Package with Integrated Lead-Frame Thermal Path and Low-Dk/Df Molding for Multi-Chip Systems	310
<i>Hao-Che Kao, Che-Sheng Yang, Po-Kai Chiu, Chih-Hao Lin, Meei-Yu Hsu, Tao-Chih Chang, Yu-Min Lin</i>	
Monolithic Integration of SiC Gate Driver and VDMOS with P-Bottom Isolation and Recess Contact	312
<i>Chia-Lung Hung, Chuan-Han Chen, Yu-Chin Ting, Ming-Han Wang, Yi-Kai Hsiao, Hao-Chung Kuo Bing-Yue Tsui</i>	
Design on Power-Rail ESD Clamp Circuit to Reduce Standby Leakage Current in GaN-on-Si Process	314
<i>Chieh-Chen Ker, Chun-Yu Lin, Chao-Yang Ke, Ming-Dou Ker</i>	
Exploring Interface State Density Variation in SiC MOSFETs Under Constant Voltage and Constant Current TDDDB Stress Conditions	316
<i>Yu-Chieh Chen, Wei-Cheng Lin, Seokhuey Soo, Yu-Jie Chiu, Pin-Shiuan Kuo, Surya Elangovan Chia-Lung Hung, Yi-Kai Hsiao, Hao-Chung Kuo, Tian-Li Wu</i>	
Vertical aligned Hexagonal Boron Nitride with Ballistic Thermal Conductivity	318
<i>Ping Che Lee, Diego Contreras Mora, Mingeun Choi, SeongUk Yun, Dipayan Pal, Amy Ross, Mark Clark Larry Chen, Haripin Chandra, Ravindra Kanjolia, Mansour Moinpour, Satish Kumar, Andrew Kummel</i>	
Cryogenic Reliability Physics of 28nm HKMG nMOSFETs: Insights from A Δ DIBL Model and Gated-Diode Measurement	320
<i>Pin-Jie Pu, Jia Zhe Ao, An-Yao Hsu, E Ray Hsieh, Chien-Nan Kuo, Pei-Wen Li</i>	
Si Ultrathin Body Nanosheet by Sophisticated Wet Etching	322
<i>Wei-Jen Chen, Tao Chou, Chun-Yen Tseng, Chih-En Fan, Yi-Ming Mei, C. W. Liu</i>	
Stress Incorporation Using Single Diffusion Break for Next Generation Gate-All-Around Logic Technology	324
<i>Ashish Pal, Pratik B. Vyas, Subi Kengeri, El Mehdi Bazizi</i>	
Strain Engineering for Next-Generation FDSOI MOSFET, Probing CESL Relaxation with Xe, Ar, and Ge Ion Implantation	326
<i>L. D. Mohgouk Zouknak, B. Mohamad, K. Romanjek, L. Lachal, Z. Chalupa, M. Charbonneau W. Vandendaele, V. Mandrillon, F. Mazen, A. Anotta, N. Gauthier, D. Mariolle, L. Brévard, L. Brunet Ph. Rodriguez, B. Duriez, M. C. Cyrille, C. Fenouillet-Beranger</i>	

ABSTRACTS

8-Inch Open Innovation SiC Pilot Line and Technology Platform for Power Electronics in A*STAR, Singapore	328
Agentic AI for Chip Design.....	329
AI-Assisted RFIC Design —State-Of-The-Art and Challenges.....	330
AiPIM - Processing in Memory DRAM.....	331
ASIC Design for GenAI Inference	332
Benchmarking the Gate Stack for Reliable 2D Materials Based Transistors.....	333
Building Neural Interfaces – Key Components, System Integration, and Technical Hurdles	334
Building Quantum Computers - From an Engineering Perspective	335
Challenges of BEOL and MOL Dielectric TDDB Reliability	336
Development of Nitrogen-Polar GaN HEMTs	337
Embedded Hafnia-Based Ferroelectric Devices and Applications	338
Energy-Efficient Interconnection Architectures for Memory-Centric TSV-3D/M3D/Thin-3D Technologies.....	339
Expedite Design Space Exploration (DSE) with Abstracted Performance Modeling	340
Ferroelectric Memories for Storage and Computing	341
From Data to Design: ML Prediction for Digital and Analog ICs.....	342
GaN on 300mm Si for RF Applications	343
Hardware Implementation Challenges for Post-Quantum Cryptography.....	344
Heterogeneous Integration of 2D Materials-Based Devices for New Memory-Centric Computing Architectures	345
InGaAs and GaN HEMTs for High-Frequency	346
IO Design in Advanced Technology	347
Memory at the Heart of AI: Scaling, Performance, and Future Directions.....	348
MoS ₂ and WSe ₂ Transistors for Next-Generation Electronics	349
Next Generation Electronics Enabled by Growth-Based Monolithic Integration of 2D Materials	350
PLL-XO Codesign for Energy-Efficient and Ultra-Low Noise Frequency Synthesis.....	351
Powering the Future of Agentic Edge AI - From IP to Your Own AI Chip	352

Pushing the Limits of Graph Learning for Scalable and Accurate Circuit Design	353
Reliability and Aging Mechanisms in Deep Submicron CMOS Devices.....	354
SRAM in AI Era	355
Standard Cell Design in Advanced Technology	356
Thermal Challenges and the Future of Thermal Management in 3D Advanced Packaging Technologies.....	357
Thermal Management Methods for Heterogeneous Integration.....	358
Thermal Management with Polycrystalline Diamond.....	359
THz CMOS IC Design	360
Ultra-Clean Interfaces on 2D Semiconductors for Energy Efficient Electronics	361