

2026 27th International Symposium on Quality Electronic Design (ISQED 2026)

**San Francisco, California, USA
8-10 April 2026**

Pages 1–459

IEEE Catalog Number: CFP26250-POD
ISBN: 979-8-3315-8362-0



Copyright © 2026, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP26250-POD
ISBN (Print-On-Demand):	979-8-3315-8362-0
ISBN (Online):	979-8-3315-8361-3
ISSN:	1948-3287

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

TABLE OF CONTENTS

Inter-Pixel Binary Edge-Detection (IPBED) Array	1
<i>Md Rahatul Islam Udo, Md Mazharul Islam, Garrett Rose, Ahmedullah Aziz</i>	
Fault Tolerant Design of IGZO-based Binary Search ADCs	9
<i>Paula Carolina Lozano Duarte, Sule Ozev, Mehdi Tahoori</i>	
Thermal-Aware Compact Modeling and Design-Space Exploration of δ -Doped β -Ga ₂ O ₃ MOSFETs for RF Power Electronics	17
<i>Habibullah Khan, Nabasindhu Das, Nidhin Kurian Kalarickal, Kexin Li</i>	
Temperature-Dependent Current–Voltage Model for Emerging GAA NS FETs Using a Physics-Inspired Neural Network	27
<i>Yiming Li-, Yun Tai, Min-Hui Chuang</i>	
Pioneering the Use of Response Surface Modeling for Complementary Field-Effect Transistors Design and Optimization	35
<i>Yu-Wen Xu, Yiming Li</i>	
OK-BMM: A Power-Performance-Efficient Overlap-Free Karatsuba Based Barrett Modular Multiplier for Secure Embedded Systems	44
<i>S Bhavana, B Keerthana, Madhav Rao</i>	
R-BMM: A Reconfigurable Barrett Modular Multiplier Architecture for High-Performance Cryptographic Systems	52
<i>Keerthana B, Bhavana S, Madhav Rao</i>	
A Low-overhead Dilithium-NTT Architecture using Accelerated K-RED Modular Reduction Unit	59
<i>Harsh Gupta, Aryan Goyal, Paranjay Dhadwal, Jugal Gandhi, Diksha Shekhawat, M. Santosh Jai Gopal Pandey</i>	
STREAMLOCK: Stream Cipher-Enabled Cryptographic Logic Locking	65
<i>Nahush Tambe, Dhruva Aklekar, Naseeruddin Lodge, Vineet Chadavada, Fareena Saqib</i>	
Hardware-Efficient Compound IC Protection with Lightweight Cryptography	72
<i>Levent Aksoy, Muhammad Sohaib Munir, Sedat Akleylek</i>	
Specification-Driven INL Generation for Behavioral ADC Models with Controlled Error Injection	80
<i>Thorben Schey, Khaled Karoonlatifi, Michael Weyrich, Andrey Morozov</i>	
Verifying Hardware Resource Isolation Using Mandatory Access Control	88
<i>Christopher Nokes, Kostas Ambergadis, D. Richard Kuhn, Edwards E. Reed, Michael Zuzak</i>	
Scalable Hardware–Software Co-Verification through Linux Driver Reuse: Methodology Validated on USB4 and xHCI Host Controllers.	96
<i>Suchir Gupta, Amit Sharma, Suneetha Suryadevara, Vishnuvardhan Reddy</i>	
Cutwidth Decomposition on Circuit-AIGs: Taming Verification Complexity of Arithmetic Circuits	104
<i>Luca Müller, Mohamed Nadeem, Rolf Drechsler</i>	
BPINN-EM-Post: Bayesian Physics-Informed Neural Network based Stochastic Electromigration Damage Analysis in the Post-void Phase	113
<i>Subed Lamichhane, Haotian Lu, Sheldon X.-D. Tan</i>	

AutoBeaVer: Automating Behavioral Modeling and Verification in Library Characterization with LLM Agents	121
<i>Tianze Wu, Jian Xin, Yuan Wang, Xuliang Yu, Xunzhao Yin, Qianqian Yang, Zuochang Ye, Liang Zhao</i>	
HeXinTimer: An AI-Enhanced STA Framework Supporting CCS and SI with Signoff Accuracy	130
<i>Chao Yan, Zishu Wu, Jingjia Xu, Ziwei Liu, Boyuan Liu, Xi Chen, Zefeng Wang</i>	
Integrating Automatic Prompt Engineering and Vision-Language Model for Pad Defect Classification	140
<i>Yi-Ting Shen, Yan-Hsiu Liu, Yi-Ting Li, Wuqian Tang, Yung-Chih Chen, Hao-Chiang Shao, Chia-Wen Lin Chun-Yao Wang</i>	
Accelerating Post-Quantum Cryptography via LLM-Driven Hardware-Software Co-Design	147
<i>Yuchao Liao, Tosiron Adegbija, Roman Lysecky</i>	
Reference-Free EM Validation Flow for Detecting Triggered Hardware Trojans	155
<i>Mahsa Tahghigh, Hassan Salmani</i>	
Reliable Hardware Trojan Detection for RISC-V Processors using Formal Verification and Automation	163
<i>Czea Sie Chuah, Christian Appold, Tim Leinmueller</i>	
BERT-HIT: A Transformer-Based Approach for Hardware Trojan Detection in Gate-Level Netlists	173
<i>Lizi Zhang, Navid Nader Tehrani, Azadeh Davoodi, Rasit Onur Topaloglu</i>	
Reverse Engineering RTL Models from DSP Slices in FPGA Netlists	180
<i>Avinash Hegde Kota, Aparajithan Nathamuni Venkatesan, Ranga Vemuri, John Emmert</i>	
Security-Aware Printed-Circuit-Board Routing Based on Deep Reinforcement Learning	186
<i>Katherine Shu -Min Li, Ching-Han Lai, Fang-Chi Wu, Sying-Jyan Wang</i>	
Carbon Emission-Based Sustainability Model For Photonic Neural Network Accelerators	193
<i>Siqin Liu, Avinash Karanth, Ahmed Louri</i>	
FlexGO: A Unified Overlay for General Graph Neural Network Acceleration	201
<i>Pramath Balisavira Guruprasanna, Rishov Sarkar, Cong Hao</i>	
Bhasha-Rupantarika: Algorithm-Hardware Co-design approach for Multilingual Neural Machine Translation	211
<i>Mukul Lokhande, Tanushree Dewangan, Mohd Sharik Mansoor, Tejas Chaudhari, Akarsh J Damayanti Lokhande, Adam Teman, Santosh Kumar Vishvakarma</i>	
TinyQL: A Quantum Machine Learning Framework at Edge for Resource-Constrained IoT Devices	219
<i>Maurice Ngouen, Mohammad Ashiqur Rahman, Alexander Perez-Pons, Nagarajan Prabakar</i>	
Hardware Software Co-Optimization for RISC-V Based High-Performance Hyperdimensional Computing Architectures	227
<i>Priyanka Agarwal, M Arun, Kumar N S Chandan, Shrinidhi S Rao, Madhav Rao</i>	
Sparsity Aware Pre-processing for Systolic Array Dataflow Acceleration	234
<i>Tadikonda Venkata Sai Chaitanya, D V Bhargav, Madhav Rao</i>	
VeriRAG: A Retrieval-Augmented Framework for Automated RTL Testability Repair	242
<i>Haomin Qi, Yuyang Du, Lihao Zhang, Soung Chang Liew, Kexin Chen, Yining Du</i>	
Semantic-Guided Test Generation using Fine-Tuned LLMs for Validation of Hardware Accelerators	250
<i>Emma Andrews, Aruna Jayasena, Prabhat Mishra</i>	

TCAD-Based GGNMOS Digital Twin for ESD Characterization & Sensitivity Analysis	258
<i>Kunaal Pulli, Mehrdad Nourani, Charvaka Duvvury</i>	
HDL-DFGen: A Digital Filter Hardware Description Generation Framework	265
<i>Pedro T. L. Pereira, Eduardo Da Costa, Sergio Bampi</i>	
Automatic Compact Model Parameter Extraction with an Enhanced Hybrid of Differential Evolution and Nelder-Mead Optimizers	273
<i>Fahad Ali Usmani, Zijian Song, Roberto Tinti</i>	
FSMVision: Semantic Extraction of Finite State Machines from Diagrams via Multimodal AI	278
<i>Sagor Chandro Bakchy, Muhammad Aminul Islam, Sazadur Rahman, Md Tauhidur Rahman</i>	
Modeling Endurance Degradation of VCM-based 1T1R ReRAM Cell for Circuit Simulations	286
<i>Supriya Chakraborty, Seyed Hossein Hashemi Shadmehri, Thiago Santos Copetti, Tobias Gemmeke Letícia Maria Bolzani Poehls</i>	
Monolithic 3D Integration for Null Convention Logic (NCL)-Based Asynchronous Circuits	293
<i>Xiameng Zhang, Kushal K. Ponugoti, Ashiq A. Sakib, Madhava Sarma Vemuri</i>	
Data Augmentation Strategies for Machine Learning-based Compact Modeling of Emerging Devices	301
<i>Diego Ferrer, Md. Mazharul Islam, Wei Pan, Juan P. Mendez, Denis Malamuy, Ahmedullah Aziz</i>	
Trusted Memory Access Monitoring (TMAM): Detecting Fine-Grained DDR4 Access Patterns in FPGA Clouds	308
<i>Vineet Chadavalavada, Nahush D Tambe, Naseeruddin Lodge, Dhruva Aklekar, Fareena Saqib</i>	
Unsupervised Learning Based Hardware Trojan Detection Method for RTL Designs	315
<i>Sying-Jyan Wang, Hou-Cheng Chen, Katherine Shu-Min Li</i>	
Reusing Assertion Properties as Hardware Checkers: Implementation and their Software and Hardware Recovery	322
<i>Czea Sie Chuah, Christian Appold, Tim Leinmueller</i>	
Detecting Hardware Trojans in Quantum Circuits Based on CodeBERT model	330
<i>Min-Chao Huang, Chin-Wei Tien, Sy-Yen Kuo</i>	
TrackGNN: A Highly Parallelized and Self-Adaptive GNN Accelerator for Track Reconstruction on FPGAs	337
<i>Shuyang Li, Hanqing Zhang, Ruiqi Chen, Bruno Da Silva, Giorgian Borca-Tasciuc, Dantong Yu Cong Callie Hao</i>	
Enhanced Hybrid Temporal Computing Using Deterministic Summations for Ultra-Low-Power Accelerators	345
<i>Sachin Sachdeva, Jincong Lu, Wantong Li, X.-D. Tan Sheldon</i>	
POSEIDON: A Posit-Optimized Out-of-Order Processor with Transformer Acceleration for Edge Devices	353
<i>Niranjan Gopal, Gaurav Nayak, Harshvardhan Mishra, Madhav Rao</i>	
Real-Time Edge Semantics for Drone Swarms via FPGA Perception and On-Device LLMs	360
<i>Zhaoqi Wang, Wade A. Fortney, Peter O. Forcha, Yu Feng, Gabriel Bendix, Christophe Bobda</i>	
RACFlow: An Evolutionary Framework for Compact Reconfigurable Approximate Circuits	369
<i>D V Bhargav, Madhav Rao</i>	

Active Interposers for High Bandwidth Memory	377
<i>Andres Ayes, Eby G. Friedman</i>	
Effective Capacitance Modeling Using Graph Neural Networks	382
<i>Eren Dogan, Matthew R. Guthaus</i>	
Gate-Level Average Power Estimation from RTL Activity with Graph Neural Network	389
<i>Ssu-Chen Chang, Yung-Chih Chen, Chun-Yao Wang, Jian-Meng Yang, Pei-Ying Liu</i>	
Multi-Node Timing and Power Estimation with Adapter-Based Transfer Learning	397
<i>Luis Peña Treviño, Eric Guerra Ribeiro, Lirida Navinera, Fady Abouzeidf, Philippe Rochef</i>	
Efficient High-Sigma Yield Analysis based on the Deep Ensemble Framework with Active learning and Augmentation	405
<i>Younghun Park, Kanghun Kim, Jun Seo Jung, Daehwan Lho, Honggyoo Ahn, Woncheol Lee, Taehoon Kim Juho Kim</i>	
Parasitics-Aware Framework for Integrated OTA Sizing and Layout Synthesis in FinFET Technologies	412
<i>Endalk Y. Gebru, Subhadip Ghosh, Ramesh Harjani, Sachin S. Sapatnekar</i>	
Accelerating Machine Learning Applications through Optimized Tensor Decompositions	421
<i>Emma Andrews, Prabhat Mishra</i>	
Harmony: A Hardware-Mapping Co-Exploration Framework for Hybrid CIM-based Vision Transformer Accelerator	428
<i>Yihang Zuo, Zexin Fu, Cong Wang, Yuchao Wu, Jiayi Huang, Yuzhe Ma</i>	
BiKA: Kolmogorov-Arnold-Network-inspired Ultra Lightweight Neural Network Hardware Accelerator	436
<i>Yuhao Liu, Salim Ullah, Akash Kumar</i>	
Cross-Layer Co-Optimized LSTM Accelerator for Real-Time Gait Analysis	445
<i>Mohammad Hasan Ahmadilivani, Levent Aksoy, Mohammad Eslami, Jaan Raik, Alar Kuusik</i>	
Mixed-Precision Booth Factored Systolic Array Design for Accelerating Neural Networks	453
<i>Sneha Dandekar, S Bhavana, Madhav Rao</i>	
Cross-Layer Security Through Multi-Level Cell Memories from Hardware Obfuscation to AI Model Protection	460
<i>Miran Tobar, Hassan Nassar, Jörg Henkel</i>	
Is Mamba Reliable for Medical Imaging?	466
<i>Banafsheh Saber Latibari, Najmeh Nazari, Daniel Brignac, Hossein Sayadi, Houman Homayoun Abhijit Mahalanobis</i>	
Leaking at the Edge: EM Side-Channel Input Recovery on Edge TPU	472
<i>Simon Pankner, Dennis Gnad, Vincent Meyers, Mehdi Tahoori</i>	
Evolving Landscape of Attacks on AI Hardware and Robust Defenses	478
<i>Habibur Rahaman, Sudipta Paria, Atri Chatterjee, Swarup Bhunia</i>	

Fine-Grained Patching via Contention Balancer: A Practical Mitigation Strategy for Spectre Vulnerabilities Using SpecScope Contention Maps	484
<i>Najmeh Nazari, Banafsheh Saber Latibari, Behnam Omid, Hosein Mohammadi Makrani</i>	
<i>Fatemeh Movafagh, Seyede Elahe Hosseini Imeni, Chongzhou Fang, Abhijit Mahalanobis</i>	
<i>Khaled N. Khasawneh, Houman Homayoun, Hossein Sayadi</i>	
Design for Manufacturing and Assembly for Heterogeneous Integration Using Micro-Transfer Printing	491
<i>Robert Fischbach, Ronny Frevert, Andreas Krinke, Sebastian Wicht, Jens Lienig</i>	
GRPO with State Mutations: Improving LLM-Based Hardware Test Plan Generation	499
<i>Dimple Vijay Kochar, Nathaniel Pinckney, Guan-Ting Liu, Chia-Tung Ho, Chenhui Deng, Haoxing Ren</i>	
<i>Brucek Khailany</i>	
Thor: Towards General Directed Circuit Graph Encoder with Sample-Efficient Graph Contrastive Learning	507
<i>Wencheng Zou, Yiran Xia, Haoyu Wang, Pan Li, Nan Wu</i>	
Area-Oriented Threshold Logic Circuit Synthesis Using Negative Weights	515
<i>Yu-Chuan Yen, Fu-Cheng Cai, Yi-Ting Li, Wuqian Tang, Yung-Chih Chen, Ihao Chen, Chun-Yao Wang</i>	
Descrambling the Scrambler: Experimental Extraction of Data Scrambling Keys in COTS NAND Flash	523
<i>Matchima Buddhanoy, Habib Ur Rahman, Aleksandar Milenkovic, Sudeep Pasricha, Biswajit Ray</i>	
Characterization of the Stability of DRAM Read Disturbances	531
<i>Roberto Capoferri, Alessandro Barengi, Luca Breveglieri, Khalil Gammoh, Niccolò Izzo, Gerardo Pelosi</i>	
Power-Off Laser Attack Against Bulk Built-in Current Sensors	541
<i>Raphael Viera, Noé Backert, Jean-Max Dutertre</i>	
An Efficient Memory Cell Flipping Technique Under Covert Channel Attacks	549
<i>Prokash Ghosh, Sonali Dulange, Sundeep Agarwal, Subhajit Dutta Chowdhury</i>	
CRISP: Platform-Agnostic Unified Reconfigurable Hardware Security Primitive	557
<i>Atri Chatterjee, Sudipta Paria, Aritra Dasgupta, Habibur Rahaman, Baibhab Chatterjee, Swarup Bhunia</i>	
Enabling Lightweight and Efficient Edge Inference for Identifying Radio Modulation	565
<i>Kang Jun Bai, Michelle Jiang</i>	
Robustness Analysis of Neuromorphic Embodied AI Robot for Associative Learning against Adversarial Stickers	571
<i>Tianze Liu, Kang Jun Bai, Hongyu An</i>	
Heterogeneous Compute-in-Memory Fabrics for Efficient, Scalable Edge Inference and Learning	578
<i>Luqi Zheng, Zeshu Wang, Shuting Du, Mufeng Chen, Amir Massah Bavani, Haitong Li</i>	
S-OPTQ: Rapid Quantization for Spiking Vision Transformers	584
<i>Zaidao Mei, Qinru Qiu</i>	
Agentic AI for Chip Design Verification: Failure Modes, Metrics, and Coverage Closure	591
<i>Noah Marosok, Marcus Halm, Kevin Immanuel Gubbi, Mohammadnavid Tarighat, Neusha Javidnia</i>	
<i>Soheil Zibakhsh-Shabgahi, Ke Huang, Setareh Rafatirad, Hossein Sayadi, Farinaz Koushanfar</i>	
<i>Houman Homayoun</i>	
Delay Register Minimization in RSFQ Circuits	598
<i>Chi-En Hsu, Wai-Kei Mak</i>	

The Art of Optimizing T-Depth for Quantum Error Correction in Large-Scale Quantum Computing	605
<i>Avimita Chatterjee, Archisman Ghosh, Swaroop Ghosh</i>	
ULTRARAM: An Emerging Memory Technology for NVM and Low-Power Neuromorphic Systems	612
<i>Abhishek Kumar, Peter D. Hodgson, James Ashforth-Pook, Manus Hayne, Avirup Dasgupta</i>	
Design and Simulation of Long-Retention Capacitorless 1T-DRAM Using Experimentally Calibrated Process and Device Simulations	619
<i>Shao-Han Cheng, Chun-Hung Wang, Fu-Chang Hsu, Yao-Jen Lee, Yiming Li</i>	
Multi-Level Cell Memory Driven Efficient Cache Organization	624
<i>Binu Christopher, Rwicheck Sarker, Vivek M. Bhasi, Sumitha George</i>	
PEARL: Page Migration for Efficient Hybrid Memory Systems using Adaptive and Lightweight Reinforcement Learning	633
<i>Jash Vipul Ratanghyra, N S Aswathy, Hemangee K. Kapoor</i>	
Bit-Flexible Systolic Architecture: Optimizing Processing Elements with Application-Specific Floating-Point Truncation	641
<i>Dantu Nandini Devi, Madhav Rao</i>	
VAE-Enabled Design Space Exploration for Heterogeneous Approximate Matrix Multiplication Accelerators	650
<i>Niranjan Gopal, A Nishith, Madhav Rao</i>	
Crossing the Layers and Dotting the Details: Systematic Exploration of Near-Memory Computing	658
<i>Riselda Kodra, Rafael Medina, Marina Zapater, Giovanni Ansaloni, David Atienza</i>	
BM-HPR Mul: Error Tolerant Hardware Efficient Booth Modified High Precision Redundant Multiplier	666
<i>Chandan Kumar N S, Yerasi Manoj Reddy, Madhav Rao</i>	
A Low-Power Analog Spiking Neural Network with On-Chip Learning	674
<i>Kiruthikan Sithamparanathan, Jeff Dix</i>	
Hardware-Efficient and Precision-Aware FP16 Approximate Multipliers: A Probabilistic Approach	681
<i>Bindu G Gowda, Madhav Rao</i>	
A 4 Transistor eDRAM-Based Content Addressable Memory	689
<i>Kayode Oluwaseyi Adebunmi, Akhilesh Jaiswal</i>	
Design Space Exploration of Soft-Error-Tolerant SRAMs for Compute-in-Memory Accelerators	696
<i>Jinane Bazzi, R. Jamil, H. Masri, A. Alayan, Rouwaida Kanj, Mohammed E. Fouda, Ahmed Eltawil</i>	
Timing-Aware Placement Algorithm for Rapid Single-Flux-Quantum Circuits	704
<i>Zhaoting Zhang, Pengming Chen, Zepeng Li, Genggeng Liu</i>	
Hybrid GCN-CNN Framework for Fast Timing-Driven Layer Assignment in Global Routing	712
<i>Sai Harika Julakanti, Vidya A. Chhabria</i>	
Cost-Effective Co-Optimization of SoC Partitioning and Global Chiplet Placement for 2.5D Integration	721
<i>Chou-Yen-Chih Li, Chih-Yu Li, Yung-Chih Chen, Liang-Chia Cheng</i>	

An Efficient Approach to NP3-Boolean Matching: Leveraging Multi-bit Ports and Reverse Engineering to Minimize Search Space	729
<i>Kai-Po Hsu, Yi-Ting Li, Fu-Cheng Cai, Chia-Feng Chien, Wuqian Tang, Ting-Yu Ku, Yu-Chen Cheng Tsung-Han Lai, Cheng-Lung Wang, Yi-Ting Shen, Kuan-Ling Chou, Zi-Wei Huang, Tao-Chun Huang Tzu-Li Hsu, Yung-Chih Chen, Shih-Chieh Chang, Ting-Chi Wang, TingTing Hwang, Chun-Yao Wang</i>	
VHDLBench — a Dataset with Rich Contextual Relationships for Training Custom LLMs	737
<i>Arpit R. Sakhreliya, Manoj Franklin</i>	
Tiny Changes, Big Drops: Unveiling Security Vulnerabilities in ML Accelerators	745
<i>Cassandra Westergrenv, Filip Grimsholm, Mahdi Fazeli, Ahmad Patooghy</i>	
GBFA: Gradual Bit-Flip Fault Attack on Graph Neural Network Accelerators	752
<i>Sanaz Kazemi Abharian, Sai Manoj Pudukotai Dinakarrao</i>	
Ralts: Robust Aggregation for Enhancing Graph Neural Network Resilience on Bit-flip Errors	760
<i>Wencheng Zou, Nan Wu</i>	
A Data-Free Membership Inference Attack on Federated Learning in Hardware Assurance	768
<i>Gijung Lee, Wavid Bowman, Olivia P. Dizon-Paradis, Reiner N. Dizon-Paradis, Ronald Wilson Damon L. Woodard, Domenic Forte</i>	
CELLM: Confidential and Efficient Lightweight LLM Inference in TEEs	776
<i>Hui Feng, Ben Dong, Qian Wang</i>	
An Automated Compilation Flow for Efficient GNN Inference on Edge Heterogeneous Platform	784
<i>Haoyang Fan, Sameh Gobriel, Nilesh Jain, Naveena Padmaraju, Chaunte W Lacewell, Viktor K. Prasanna</i>	
Uncertainty-Guided Adaptive Model Hopping for Efficient Object Tracking on Edge Devices	790
<i>Divake Kumar, Amanda Rios, Nilesh Ahuja, Omesh Tickoo, Amit Ranjan Trivedi</i>	
Closing the Loop: Overcoming the Tool-Feedback Gap in Agentic Hardware Design	798
<i>Mohammadnavid Tarighat, Kevin Immanuel Gubbi, Neusha Javidnia, Noah Marosok Soheil Zibakhsh-Shabgahi, Marcus Halm, Mahdi Pirayesh Shirazi Nejad, Setareh Rafatirad Farinaz Koushanfar, Houman Homayoun</i>	
A Mixed-Signal Neuromorphic Accelerator for Energy Efficient Inference in Event-Based Neural Network Models	806
<i>Armin Abdollahi, Mehdi Kamal, Massoud Pedram</i>	
Training Once, Deploy Anywhere: Defect-Robust Memristor Accelerators without Re-Training	815
<i>Rejina Maharjan, Chao Lu</i>	
RouteHD: A Routing-Aware FPGA Accelerator for HDC Classification	823
<i>Abdullah Sahruri, Alaaddin Goktug Ayar, Sercan Aygun, Martin Margala</i>	
Multi-Stage Compression of Machine Learning Models	831
<i>Nahyeon Kim, Prabhat Mishra</i>	
Early Class Exclusion in Hyperdimensional Computing	839
<i>Rémy Duboucheix, Mohsen Asghari, Sébastien Le Beux, Otmane Ait Mohamed, Ron Mankarious</i>	
Security-Quality Scorecard: A Comprehensive Framework for Quantitative Evaluation of Hardware-Enforced Boot Chain Security	846
<i>Hyunmin Kim</i>	

Proteus: A Morpheus II Extension for System-Level Moving-Target Defense and Key-Exposure Hardening	854
<i>Jeremy Knickerbocker, Syed Rafay Hasan, Amr Hilal, Mohammad Ashiqur Rahman</i>	
A System-Level Design-Space Exploration of Security for Systems-on-Chip	864
<i>Abigail Butka, Antonio Hendricks, Christophe Bobda</i>	
DUA: Detection of Unrecognized Applications Using One-Class SVM in NoC-Based SoCs	873
<i>Andrea Galimberti, Katsuaki Nakano, Rohan Purkait, Amlan Ganguly, Michael Zuzak, Mark A. Indovina Sai Manoj Pudukotai Dinakarrao, William Fornaciari, Davide Zoni</i>	
Shadow Integrity Control (sic)	881
<i>Amirreza Hashemi, Hans Liljestrand, Carlos Chinea Perez, Jan-Erik Ekberg</i>	
MOTION: ML-Assisted On-Device Low-Latency Motion Recognition	890
<i>Veeramani Pugazhenth, Wei-Hsiang Chu, Junwei Lu, Jady N. Miyahira, Mahdi Eslamimehr, Pratik Satam Rozhin Yasaei, Soheil Salehi</i>	
Lightweight Heart Rate Variability Estimation Using PPG Signals	894
<i>Ben Brown, Chongzhou Fang</i>	
A Rapid Pipeline for Training and Deploying ML Models on WeBe Band	900
<i>Ehsan Kourkchi, Asmita Asmita, Houman Homayoun, Mahdi Eslamimehr</i>	
Scalable Security Monitoring on Chiplet-Based Systems	907
<i>Pooya Aghanoury, Sneha Swaroopa, Dao Xian Ding, Farshad Firouzi, Nader Sehatbakhsh</i>	
Edge AI-based Anomaly Behavior Analysis for Industrial Control Systems	913
<i>Zhanglong Yang, Qinxuan Shi, Yu-Zheng Lin, Soheil Salehi, Pratik Satam, Sicong Shao</i>	