

2025 7th International Conference on Circuits and Systems (ICCS 2025)

**Huzhou, China
19-22 September 2025**

IEEE Catalog Number:
ISBN:

CFP25L18-POD
979-8-3503-5729-5



Copyright © 2025, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP25L18-POD
ISBN (Print-On-Demand):	979-8-3503-5729-5
ISBN (Online):	979-8-3503-5728-8

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

TABLE OF CONTENTS

A high precision current-limit circuit for wide input voltage range low dropout regulator	1
<i>Anqi Zhou, Zijian Zhao, Xiaoyu Zhou, Gengran Xie, Tengfei Zhang, Yulong Jiang</i>	
A 2.2ppm, low-noise bandgap reference voltage circuit with stacked base-emitter voltage difference in 180nm BCD process	6
<i>Quanshan Wang, Tengxian Ma, Qi Wei</i>	
High-Precision Clock Calibration Circuit for Digital Electronic Detonators	12
<i>Luyi Fan, Weilin Xu, Wei Cheng, Yong Guo</i>	
A Process Design Kit for Integrated Circuits in Zinc Oxide Thin-Film Transistor Technology	17
<i>Yeping Yin, Chenyu Wang, Boyi Ling, Wenpeng Gai, Haoda Wang, Zhi Ye</i>	
TopoMatch: A Hierarchy-Aware Subgraph Matching Framework for Efficient Circuit Pattern Recognition	23
<i>Linghui Kong, Jingna Mao, Yao Wang, Zhiwei Zhang, Li Wang</i>	
A digital circuit and a digital-assisted circuit system in FMCW PLL	29
<i>Zhujuan Wan, Mingjie Liu, Gongbing Wang, Shiwei Wu</i>	
A High-Voltage Output-Capacitorless Low Noise LDO with Wide Input and Output Voltage Range	35
<i>Zhikai Zhou, Ting Yi</i>	
A Background Calibration Technique for Offset Voltage in Dual-Residue Pipelined ADCs	40
<i>Xijun Yang, Bowen Zhang, Zhijie Yang</i>	
A High Power Supply Rejection and Low Temperature Coefficient Bandgap Voltage Reference	45
<i>Xinyue Dong, Yong Xu, Kunbo Cao, Ziyue Li, Wenqi Li, Rentao Li, Rui Xiao</i>	
An Common Mode Voltage Scalable SAR ADC for BMS monitoring Application	50
<i>Binjie Ge, Jinpeng Shen, Shanshan Yong, Yan Li, Hang Yu</i>	
Inductive-Peaked Frontend with T-Coil Output Driver for 112G PAM4 Linear Equalization	55
<i>Meng Wang, Huzhi Tang, Yuekang Guo, Jing Jin, Jianjun Zhou</i>	
A High-Performance Multi-Port Shared Memory Controller Using Dynamic Load Balance	60
<i>Minshun Luo, Jinbo Wang, Anjin Xiao, Huazhi Yang, Shida Zhong, Zhiming Pan</i>	
A 30–34-GHz Low-Phase-Error Hybrid Phase Shifter With 360° Phase Shift Range in 65nm CMOS Technology	66
<i>Weijie Lin, Yongda Chen, Jitao Zhang, Peiying Cai, Yi Wu, Guochi Huang</i>	
Dynamic Charge Compensation for Power-Efficient SAR ADCs: Analysis and Design	71
<i>Weihaog Jian, Jie Sun</i>	
Mechanism and Empirical Study on Influence of the Transformer's Parasitic Parameters in LLC Resonant Converters	77
<i>Jie Ding, Ling Fang, Zhuwen Han, Shanshan Wang, Changquan Pei, Feiming Xu</i>	
Analyzing the Impacts of Environmental Conditions on Output Characteristics of Solar Panels	82
<i>Chuanjun Pan, Wei Liu, Yuzhe Xie, Yu Xia</i>	

A Low-Temperature-Drift Widlar Reference and Reference Buffer	87
<i>Tenfei Zhang, Qingqing Sun, Xiaoyu Zhou, Yixuan Tan, Anqi Zhou, Yunhui Qin, Yongjiang Li</i>	
Dual-Channel Isolated Gate Driver SiP with Integrated PCB-Embedded Magnetic-Core Power Supply	94
<i>Jiangbo Wei, Xudong Wu, Weize An, Han Li, Lei Liu, Huan Yu, Chao Wang</i>	
Anti-radiation half-bridge gate driver with all-NPN-BJT structure for PMSM	99
<i>Xiran Wang, Shuowei Jin, Zhenlin Lu</i>	
Design of an Adaptive On-Time Controlled BUCK Converter	104
<i>Wenqi Li, Yong Xu, Ziyue Li, Xinyue Dong, Xing He, Caisheng Li</i>	
A Ring Oscillator with Extended Tuning Range	109
<i>Duofei Pei, Haiou Li, Weilin Xu</i>	
A DC-to-32 GHz 5-bit CMOS Digital Step Attenuator with Low Phase Error and Compact Size	114
<i>Jinyi Hua, Jianpeng Sun, Zhiqing Liu, Minghua Zhao</i>	
A 90-100 GHz CMOS Reflective-Type Phase Shifter With Low Insertion Loss and Loss Variation	119
<i>Huizhong Deng, Bo Wang, Zhizhe Liu, Yuxiong Cao, Linhui Chen, Xiang Hong, Anan Li, Fan Tian</i>	
A 1024-Point Floating-Point-Like Radix-2 ² SDF Pipeline FFT Processor Based on FPGA	124
<i>Shuming Yang, Xianyang Jiang</i>	
Force-Directed Timing-Driven Global Placement for VLSI Designs	130
<i>Yuhao Jiang, Dongwei Tan, Jihai Meng, Zhifeng Lin, Jiarui Chen</i>	
A Reconfigurable 2-8-bit Nonlinear ADC for Compute-in-Memory with Max Pooling and ReLU	135
<i>Shu Zhang, Yang Qiao, Xiaofeng Gu, Zhiguo Yu</i>	
Nonlinear-Calibrated Fractional Frequency Divider for Spur-plus-Quantization Reduction in Fractional-N PLL in 65-nm CMOS	141
<i>Yao Yang, Haoming Li, Jiahao Chen, Tengjia Wang, Zhiyu Wang, Jiarui Liu, Faxin Yu, Yong Chen</i>	
A High-Speed 3-bit/cycle SAR ADC Employing Combinatorial Redundancy Offset Calibration Technique	146
<i>Jinwei Wu, Meng Xu, Yuekang Guo, Jing Jin</i>	
A Multifunctional Digital Clock System Implemented on FPGA with Verilog HDL	151
<i>Peigen Chen, Yongbo Liao</i>	
Analysis and Design of Active Reference Buffers in High Speed High Resolution Pipelined SAR ADCs	159
<i>Bowen Zhang, Xijun Yang, Xuyang Liu, Jialu Liu, Yiqiao Liu, Wei Zhan</i>	
A novel modeling methodology for frequency synthesizer nonideality in FMCW system	164
<i>Yue Lin</i>	
A Lightweight CNN Accelerator with Systolic Array Based on FPGA	169
<i>Hongyang Li, Xijun Cheng, Xiaofeng Gu, Zhiguo Yu</i>	
An Off-chip Capacitor-free Low-Dropout Regulator with Enhanced Slew-Rate	174
<i>Yichen Zhang, Zeyu Yang, Jian Guan, Bingjun Xiong, Xinying Su, Jingjing Liu</i>	
Low-PVT-Sensitive Two-Stage Time-to-Digital Converter with Time Amplifier	179
<i>Duo Sheng, Yen-Ling Wang</i>	

A 32-channel, 48 ps Resolution, Expandable TDC for Gated-Raman Spectroscopy	183
<i>Yan Li, Hang Yu, Siguang Ma</i>	
A 16-bit 1MSPS Redundant SAR ADC With Digital Background Calibration	188
<i>Jinpeng Shen, Binjie Ge, Shanshan Yong, Yan Li, Hang Yu</i>	
A 32-Channel Time-to-Digital Converter Chip for Multi-Channel dToF Application	193
<i>Hang Yu, Yan Li, Binjie Ge, Jinpeng Shen, Daoming Xi, Xinchao Zhong</i>	
A 12W E-Band Solid-State Power Amplifier with Enhanced Power Combining Efficiency for Millimeter-Wave Systems	198
<i>Hailong Wang, Xiaodong Jing, Rentian Zhang, Fei You, Zhigang Peng, Jie Zhan, Ziqing Bai</i>	
Design of a Dual-Band Bandwidth-Extended Power Amplifier With Large Frequency Ratio	202
<i>Jing Tao, Jian Qin</i>	
A 12-bit 500-MS/s Pipeline-SAR ADC with a 2-bit/Cycle Architecture and a Time-Domain Residue Amplifier	207
<i>Jialu Liu, Bowen Zhang</i>	
A Review on the Research Progress of Three-Dimensional Integrated Magnetic Angle Sensor Based on Hall Effect	212
<i>Mingyu Liang, Hua Fan</i>	
Two-Step Single-Slope ADC with a Novel Hybrid Dual Ramp Generator for CMOS Image Sensor	216
<i>Xiaoyang Lv, Zengxin Zhang, Jing Zhang, Peng Feng, Jian Liu, Nanjian Wu, Liyuan Liu</i>	
Design and Implementation of a Special Circular Capacitive Grid Displacement Sensor Chip	221
<i>Xingrong Li, Hongni Zhu, Yonghe Chen, Jianghui Zhai</i>	
A 13.6-ENOB 89-dB SFDR Noise-Shaping SAR ADC with Second-Order Active Noise Shaping and Mismatch Error Shaping	228
<i>Siqi Men, Changhao Ren, Zhijie Yang, Jie Sun</i>	
A Reconfigurable Stream Processing Unit for Radar Preprocessing	234
<i>Yu Chen, Zhizhe Liu, Bo Wang, Zhijie Wu, Yujie Xiu, Hao Yang, Shuopeng Liu, Kai Jiang</i>	
A 1T2R CMOS Transceiver for SATCOM And Navigation System	240
<i>Jiexiong Lin, Ming Qin Wu, Tao Yuan, Linqian Zhao, Zhihong Xu, Xiaobao Yu</i>	
Design and Implementation of FPGA-in-Loop Simulation Platform for Spaceborne Control Computer Digital Prototype	245
<i>Zheng Yang, Shenglong Li, Chaofan Zhou</i>	
A Wide Power Dynamic Range High Efficiency Triple-path Charge Pump System for RF Energy Harvesting Applications	251
<i>Zeyu Yang, Yichen Zhang, Weijie Ge, Jian Guan, Xinying Su, Jingjing Liu</i>	
A 2.5MHz-BW 81.6dB-SNDR 2nd-Order Noise Shaping SAR ADC Using Current-reused Summation-embedded Comparator	256
<i>Yuzhi Ai, Yuekang Guo, Meng Xu, Jing Jin, Jianjun Zhou</i>	
Design of High-Speed CAN SIC Receiver with Wide Common-Mode Input Range	261
<i>Wenbo Li, Weifeng Liu, Zhenrui Wang, Li Zhang</i>	

Open-Source End-to-End Datapath-Aware Hardware Compiler for Digital Compute-in-Memory Macro	267
<i>Tianchu Dong, Shaoxuan Li, Yihang Zuo, Hongwu Jiang, Yuzhe Ma, Shanshi Huang</i>	
A 112-160Gb/s DAC-Based PAM-4 Transmitter with 2.2-2.7V _{ppd} Output Swing in 12nm FinFET	273
<i>Zeze Feng, Boyang Zhang, Bingyi Ye, Zhifei Wang, Weixin Gai</i>	
Implementation of an I2C communication protocol with CRC check	278
<i>Yikai Zhao, Yongbo Liao</i>	