

2026 37th Annual SEMI Advanced Semiconductor Manufacturing Conference (ASMC 2026)

**Albany, New York, USA
11-14 May 2026**

IEEE Catalog Number:
ISBN:

CFP26ASC-POD
979-8-3315-8051-3



Copyright © 2026, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP26ASC-POD
ISBN (Print-On-Demand):	979-8-3315-8051-3
ISBN (Online):	979-8-3315-8050-6
ISSN:	1078-8743

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

TABLE OF CONTENTS

Layout-Derived Features for Chip-Level Misalignment Correction in DRAM	1
<i>HyeJin Kim, SoYoung Kim</i>	
Accelerating XPS Metrology with AI to Enhance Throughput in High-Volume Semiconductor Manufacturing	7
<i>Parikshit Jain, Dmitry Kislitsyn, Heath Pois, Paul Isbester, Mark Klare, Mitch Shiver, Prakhar Soni</i> <i>Wei Ti Lee, Ravi Dey, Aarthi Sundaram, Ganesh Subramanian, Mark Duggan</i>	
Volumetric Nature of Micropipes in Silicon Carbide Wafers Revealed by T-ray Metrology	13
<i>Anis Rahman, Curtis Hall</i>	
Real-Time Plasma Etch Rate Control Using Noise-Augmented Neural Networks and Evolutionary Optimization	20
<i>Prakash R. Kota, Rohan P. Kota</i>	
12LP+ FinFET Based LDMOS with A Record High Breakdown Voltage of 17V	26
<i>Yuchen Du, Rahul Ghattamaneni, Javad G. Azadani, Oscar H. Gonzalez, Man Gu, Richa Rajpali, Jerry Du</i> <i>Silas Scott, Xinggong Wan, Maria T. Luque, Edward Maciejewski, Haiting Wang, Wei Ma</i>	
Etching Depth Measurement for 3D NAND Process Control Through CD-SAXS Metrology	31
<i>Ming-Tsung Wu, Min-Hsuan Huang, Yi-Che Chen, Yi-Han Chao, Cheng-En Tsai, Hsiao-Fei Su</i> <i>Tien-Jung Lee, Hyowon Park, Ramkumar Subramanian</i>	
Diluted N2O SAB to stabilize P+ Polysilicon Resistor Performance	35
<i>Chiam Chek Chou, Ker Peng Lau, Kenneth Chih Yuang Mah, Adukkadukkam Dineshan, Chuah Koh</i> <i>Jun Xie</i>	
Enhanced Detection of Subtle RTA Tool Differences via Multiple Layer Rs Measurements	39
<i>Cheng Kangjian, Li Yong, Huang Jingyan, Lew Wen Siang</i>	
Unload Clean Removal for Showerhead Pattern Defects Improvement	43
<i>Hong Kai Tan, Kenneth Chih Yuang Mah, Ker Peng Lau, Edward See, Chek Chou Chiam</i>	
Impact of Precursor Temperature and Carrier Gas Flow Rates on Low-Temperature Atomic Layer Deposition of SiO ₂ Using BDEAS	47
<i>Bridgette Rodman, Cassidy Borden, Bas Korevaar</i>	
Novel Method of predicting Pad Etch process failure due to flaking	52
<i>Yong Khoo, Kimmy Ang, Igana Noel Portes</i>	
Analysis of Resistance Performance of High Dose Boron Doping	57
<i>Chea Hui Lee, Bohesharvind N. Murthi, Hank Chen, Wan Chun Zhang, Leonard M. Rubin</i>	
Advancements in High-Aspect Ratio Container Etch Systematic Edge Yield in 1 β DRAM Devices	62
<i>Brent Brady, Keigo Nakamura, Hironobu Misawa, Alan Chin, Lionking Fu, Cop Wang</i>	
Mitigation of Particle-Induced Defects in HDP-FSG Deposition	67
<i>Ting Hui Ying, Lau Ker Peng, Ang Choon Wooi, Vicky Kong Wei Hau</i>	
AI-Driven Die-level Defect Disposition	71
<i>Troy Acuff, Anurima Dey, Praveen Kumar Suthakar, Ting Wu, Scott Garner, Viswa Teja Polali</i>	

Changes in Electroless Cu Film's Properties Characterized by Physical & Electrical Methods	77
<i>Tatt Wai Wan, Chan Lik Tan, Kuan Yew Cheong, Wei Loon Chan, Siew Chun Low, Suzylawati Ismail Sai Link Lee</i>	
Effect of Semiconductor Surface Characteristics & Cleaning Chemicals on Contact Angle Measurement	83
<i>Tatt Wai Wan, Pei Li Ooi, Yong Sheng Chong, Masrina Mohd Nadzir</i>	
Random Forest-Based Identification of Defect-Causing Steps in Semiconductor WET Processes	88
<i>Chung-Yuan Yu, Ming-Lang Kuo, Chin-Che Hsu</i>	
Consumable Qualification and Process Optimization in Oxide CMP via RPM-Driven Recipe Engineering	92
<i>Duraisamy Logamanya Rukmangathan, Jovi Ong, Chee Wing Chang, Chung-Shou Chen, Yew Siew Chong</i>	
Thermal Desorption Spectroscopy with Real-Time Temperature Control by Band Gap Monitoring	97
<i>Kiyoteru Kobayashi, Kenshi Kimoto, Natsumi Aoki</i>	
Elimination of Silicon Photonics wafer breakage in barrier metal process	103
<i>Teo Sin Pang, Eu Eliang, Soon Beng Choo, Chinnadurai Suthakar</i>	
SACVD BPSG Tungsten Extrusion Elimination	107
<i>Giam Xiong Feng, Lau Ker Peng, Mah Kenneth Chih Yuang, Koh Chuah, Xie Jun</i>	
APMOM Process Optimization for Enhanced TDDB Reliability	111
<i>Rida F. Minhaj, Peck Yan Zheng, Xie Jun, Praveen Kumar Arikath, Islam Mohd Nurul</i>	
Advanced Full Spectrum Application for Endpoint Optimization in High Aspect Ratio Plasma Etching	116
<i>Yu-Cheng Chou, Canta Tsai, Rem Chang, Pascal Wang, Yu-Hsien Chou, Benjamin Huang</i>	
AI-Powered Electrostatic Chuck Arcing Prediction Model in Dry Etch Chambers	120
<i>Chia Yu Lee, Canta Tsai, Mars Yang, Hao Hsien Tsai, Wei Tzu Lin</i>	
Process Optimization to improve Breakdown Voltage and Metal Leakage in Dual MIM Capacitors	124
<i>Jia Shern Heah, Tubati Sricharan, Rajkumar Thiruchelvam</i>	
Wafer Edge Cluster Defectivity Improvement in Copper Damascene Process	128
<i>Michelle Wong Yuan Yuan, Peck Yan Zheng, He Ying, Mah Chih Yuang, Hasan Bin Abdul Rashid Mohd Nurul Islam, Ang Kian Huat</i>	
Cu Via Resistance Failure Induced by CMP in Advanced Interconnects	132
<i>Wong Kian Hui, Leong Voon Kiong, Tubati Sricharan, Peck Yan Zheng</i>	
A Novel Approach to Silicon Pitting Mitigation - The Role of Oxygen in Annealing Processes	136
<i>Adukkadukkam Dineshan, Chen Yan Connie, Wong Michelle Yuan Yuan, Islam Mohd Nurul</i>	
Advanced Techniques for Reducing DRV and Standby Leakage in SRAM Manufacturing	141
<i>Adukkadukkam Dineshan, Tyler Peng, Resul Background</i>	
Enhancing PMOS Reliability - The Role of CESL Stress in Hot Carrier Injection	146
<i>Adukkadukkam Dineshan, Tang Jialiang, Islam Mohd Nurul</i>	
An Advanced Cloud-Based Virtual Metrology System with Automatic Ensemble Learning and Adaptive Model Retraining	150
<i>Wisely Huang, Ryan Lan, Alonso Hsiao, Della Fitrayani Budiono, Jeff Ye, Sean Su, Dennis Huang Leonard Yeo</i>	

Study on Si-contamination in Developable BARC (DBARC) in High-K Metal Gate Process	156
<i>Wu Wenbin, Zhang Lei, Li Xiaojing, Fu Yong Feng</i>	
Comparison of ozone- and water-based Al ₂ O ₃ thin films grown by atomic layer deposition	160
<i>Meena Rajachidambaram, Michael Aquilino, Aaron Miller, Justin Clements, Brett Yatzor, Kevin Shah Bas Korevaar</i>	
Quantum Enhanced Data-driven Learning for Defect Reduction in Etching Process	164
<i>Zusing Yang, Li-Wei Wang, Yi-Che Chen, Yi-Han Chao, Cheng-En Tsai, Ming-Tsung Wu, Hong-Ji Lee Nan-Tzu Lian, Tahone Yang, Kuang-Chao Chen, Chih-Yuan Lu</i>	
Impact of SAB Etch-Induced Junction Depth Variation on PNP BJT Beta Performance in Bandgap Reference Circuits	169
<i>J. L. Tang, A. Dineshan, M. N. Islam, D. Y. Huang, S. J. Edwin</i>	
Si Photonics Photodetector Leakage Improvement	174
<i>Venkata Hari Krishna Pasupuleti, Ying Yan, Jun Xie, Hui Ying Ting, Sahoo P B, Kim Hong Yip</i>	
Study of Charging Induced Attraction Phenomenon in Cobalt Silicide Defects	178
<i>Sutanto Leonardo, Wong Tung Sheng, Tay Ching Leon, Prahalathan Kaushik Ram, Li Xiqiang Lee Chin San</i>	
Mutual Dopant Cross-Contamination in Wafer-FOUP Systems: Mechanisms and Suppression Strategies	182
<i>Jaein Jeong, Kijung Kim, Jinwoo Park, Suyoun Jung, Hyeogki Kim, Youngjeong Kim</i>	
Machine Learning-Based Rapid Optimization of the Air Curtain Flow Rates in EFEMs	188
<i>Hye Kwang Kim, Tae Jun Yun, Seung Joon Oh, Jin Ho Park, In Keun Woo, Tai-Su Park, Jungmin Ha Young Jin Lim</i>	
Effect of Fluorine By-products of the Dry Cleaning on the Electrical Characteristics of Oxide Films	193
<i>Hongsub Lee, Dongju Kim, Joonyoung Choi, Giryong Kim, Young-Sang Lee, Bumgi Lee, Chiyong An Hyunsook Kim</i>	
Layer Thickness-Driven Optimization of Wafer Batching and Furnace Cleaning for Enhanced Semiconductor Processing	199
<i>Matthias Heeg, Sonja Radler, Lucie Marx, Thomas Knief</i>	
Automated Test Specification Revision Comparison: A Memory-Optimized Hybrid Fuzzy Matching Algorithm for Large-Scale Parameter Analysis	204
<i>Ann Ann Boo, Belinda Ng</i>	
Inline Detection of DRAM Container Etch Slant using Secondary Electron Detector on CD-SEM	209
<i>Ye Jia, David MacMahon, Michael Pierce, Emmett Snyder, Bill Crandley</i>	
Intrinsic Reliability Enhancement and Elimination of Extrinsic Defects for Critical Memory Device Applications	214
<i>Seiichi Takedai, Adityan Murthi, John Lee, Jeff J. Ye</i>	
Elimination of First Wafer Effect in Plasma Etch Processes	219
<i>Jeff J. Ye, Raviteja Pagadala, Fei Lu, Allan Fang, William Simpson</i>	
Reduction of Plasma Etch Induced Defects Using Variable Delay Time Buffer Station	224
<i>Jeff J. Ye, Raviteja Pagadala, Allan Fang, William Simpson</i>	

Integrating Big Data and Virtual Metrology: Autoencoder-Driven Robust Etch Endpoint Detection	229
<i>Yi-Rong Chou, Guan-Ming Huang, Kai-Yu Kang, Cheng-Ying Wu</i>	
Smart Solutions for CMP Scratch Control	233
<i>Xinqiao Dong, Russell McCabe, Vivek Pragada, Jeremy Lovell, Abbas Arab, Yenebeb Worku Subhadeep Mukherjee, Jian Li, Yi Yang, Jing Nie</i>	
Impact of Tool Front End Airflow Dynamics on Outgassing Defects Affecting Product yield in Advanced Semiconductor Fabrication	239
<i>Varun Subramanian, Pete Pusamlidert, Thien Lai, Kenneth Tinsley</i>	
STI Silicon Etch Process Wafer Uniformity Improvement Using Out-of-Phase Coil Current and Motorized Radial Assembly Dial	244
<i>Pete Pusamlidert, Edward Ibinson, Ganquan Song, Thien Lai</i>	
Anode Screen Effect on the Electroplated Nickel Layer	250
<i>Sanjoy Paul, Vilmarie Soler, John Pennacchia, John Garant, Brian O'Hara, Elizabeth Karapetyan Edward Swinnich</i>	
Influence of Pre-bond Nanotopography and Local Warp on Post-bond Performance in Hybrid Bonding	254
<i>Ren-You Hu, Chi-Hung Chen, Hsin-Li Liang, Shao-Ju Chang</i>	
System Hang reduction on TEL Track Act8 Tools: A Case Study on Legacy Slave HDD Failure	260
<i>Shine Arkar Aung, Liu Houdong, Fazuli Sani</i>	
A Data Transformation Method for TF Process Thickness Virtual Metrology System Optimization	265
<i>Chih-Chieh Chan, Wen-Hsiang Lin, Chia-Cheng Chang</i>	
Enhancing Predictive Maintenance Capability and Diagnostics of Wafer Handling Within CMP Tools	269
<i>Rohit Ganesh</i>	
Interpretable Machine Learning for Predicting Lifetime of High-value Parts in Etch Processes	275
<i>Kevin Siswandi, Raeann Lim Rui Han, Yulia Wunyuti, Kin Wai Tang</i>	
The Electrical and Reliability Characteristics of Gate Dielectric SiON for Sub 40nm Applications	280
<i>Hyunjun Sim, H. Choi, M.S. Rajachidambaram, J. Shi, B. Yatzor, R. Dey, N. Caprotti, O. Huerta Gonzalez M.M. Pothireddi, H. Shen, P. Chung, R. Zhao, B.A. Korevaar</i>	
SiBCN within wafer uniformity improvement for Low-k spacer dielectrics	284
<i>Jaana Rajachidambaram, John Gumphier, Khagendra Kumar Nath, Victoria Castro Aguilar, Ravi Dey Justin Clements, Rajasekaran Arumuganainar, Bas Korevaar</i>	
Process and Hardware Optimizations For Aluminum Interconnect Etch Defectivity Improvement	288
<i>Cheryl Chow, Katsuhiro Kono, Midori Murakami, Ivan Chen, Jack Hsiao, Henry Jiang</i>	
Automated Wafer Dispatching through Greedy Multi-Heuristic Scheduling in High-Mix Low-Volume Fabs	292
<i>Sean Mondesire, Tori Wright, Hasan Bazzi, Bulent Soykan</i>	
Impact of Forming Gas Treatment on Vtlin Modulation in Asymmetric NMOS Devices	298
<i>Bryan Wong, Moh Moh, Huang Daiyu</i>	
Innovative, effective and cost saving strategies for post implant ashing wet clean and post poly etch wet clean	302
<i>Janice Koh, Zhenjie Zhu, Sicong Chen, Tek Sing Lim, Christopher Lim</i>	

NMOS-Specific Gate Oxide Degradation Induced by Plasma Non-Uniformity During FSG HDP Deposition	306
<i>Meenakshi Lakshminarayanan, Dineshan Adukkadukkam, Belinda Ng, Lau Ker Peng, Ting Hui Ying</i>	
Correlation between particles and induced voids at the bonding interface	310
<i>Vasco Matias, Hans Billington, Soheila Bagherilimaee, Serena Iacovo, Soon Aik Chew</i>	
Investigation of BEOL Wet Cleaning on Etch Stop Layer in BEOL interconnects	315
<i>Wei-Shang Lo, Taiki Hinode, Pijeng Khor, M. Sankarapandian, Minnal Packiam</i>	
Validating a Constraint Programming Solver in Lot Scheduling Under Process Time Variability	319
<i>Shunsuke Nishinaka, Tsuyoshi Idé</i>	
Application of Machine Learning for Monitoring Electrical Characteristics in Ion Implanters	323
<i>Ling-Shiang Kung, Yi-Ge Chung, Ming-Hsing Jen, Miao-Ying Shih</i>	
Few-shot Fine-tuning of Large Vision Model for SEM Image Contour Extraction	327
<i>Sanghyun Choi, Keetae Kim, Jing Wang, Yuansheng Ma, Hawren Fang</i>	
A Unified Virtual Metrology Modeling Framework for Process Consistency and Rapid Deployment in Multi-Chamber Manufacturing	332
<i>Yen-Chun Lo</i>	
Accuracy in Infrared Overlay Metrology	336
<i>Maxim Vanrusselt, Shuo Kang, Joeri De Vos, Anne-Laure Charley, Gerald Beyer, Tom Depuydt, Walter Zorbach, Markus Wimplinger, Frank Bögelsack, Sebastian Köhl</i>	
ESD Breakdown Voltage and Leakage Improvement Through Lithography Process Optimization	342
<i>Vishal Singh Bartwal, PB Sahoo, Derrick Oon, Akshai Viswanathan, Tan Tze Hian, Karam Veer</i>	
Triboelectric Charges induced from Detaping and the Influencing Factors	348
<i>Ke Kian Seng Joseph</i>	
Hybrid Experimentation: Improving the Efficiency of Bayesian Optimization with Definitive Screening Designs	352
<i>Michael D. Anderson</i>	
Undoped Poly-Si Proxy Monitoring for Yield Improvement in SiGe NPN HBT Emitter Process	357
<i>Shashank Juyal, Jane Chow, Ming Kay Chai</i>	
Dynamic Reprogrammable Photomask for Scalable Direct-Write Lithography	363
<i>Richard Beaudry, Raphaël Dawant, Md Iftexharul Islam, Amrid Annache, Maurice Delafosse, Luc Fréchette, Serge Ecoffey</i>	
A Multimodal Vision–Language Framework for Yield-Oriented and Explainable Wafer Defect Reasoning	367
<i>Shih-Chih Lin, Jenq-Neng Hwang, Shang-Hong Lai</i>	
A Unified Wafer Anomaly Detection and Segmentation	373
<i>Shih-Chih Lin, Jenq-Neng Hwang, Shang-Hong Lai</i>	
Ghost pattern transfer defects in SPM litho rework	379
<i>Alma Vela Ramirez, Robin Schulz, M. Sankarapandian, Alexander Hamer, Christopher Carr, Dmitri Kabakov, Taiki Hinode, Glenn Marshall</i>	

Beam settings optimization for active voltage contrast of copper and aluminum wiring	382
<i>Gregory M. Johnson, Rainer Arnold, Markus Boese, Markus Reichel, Marc Heinemann</i>	
Implementing amine-based cleaning chemical for post CMP cleaning of Cu for BEOL interconnect and Hybrid bonding Applications	388
<i>Arunkumar G V, Wei-Tsu Tseng, Jeffrey Lang, Emiko Motoyama, Donald Canaperi, Govind Bajpai</i>	
Endpoint Strategy for Process Optimization and Yield Improvement in Advanced Memory Devices	392
<i>Jeff J. Ye, Wan-Ping Lien, Wisely Huang, Russell McCabe, Gianni Franceschinis</i>	
Maintaining Lot Schedule Adherence through Overlapping Q-times via Admission Control	398
<i>Thomas Hewlett, Srikanth Ramakrishnan, Himanshu Mogra, Shiladitya Chakravorty, Detlef Pabst</i>	
Unsupervised Pattern Classification for Dual-Layer EPE Characterization in Advanced Logic Devices	402
<i>Roy Anunciado, Konstantin Nechaev, Willem van Mierlo, Thiago Guzella, Jeff Hsia, Stijn Schoofs, Guillaume Schelcher, Stefan Van Der Sanden</i>	
Logs to Logic: Leveraging Dispatching Data for Improved Decision Making	407
<i>Himanshu Mogra, Shiladitya Chakravorty, Detlef Pabst, Srikanth Ramakrishnan, Eric Brigham</i>	
Optimization of CoSi ₂ Salicidation Temperature for Enhanced Yield in 0.18 μ m Process with eFuse	413
<i>George Sebastian, Srinidhi, Yongchang Shen, Tan Tze Hian</i>	
Using Reinforcement Learning (RL) to maintain coherence between multiple control systems	417
<i>Pratik C. Kotcher, Venu Bollepalli, Kasturi Sarang</i>	
A Novel Trace Transfer Learning Framework to Improve Dataset Quality and Reduce Modeling Effort	423
<i>Xu Han, Alexander Suer, Marcella Miller, Xiaodong Jia, James Moyne, Jimmy Iskandar, Fei Li, Arvind Shankar Raman</i>	
Edge-Induced Via Resistance Failures in BEOL RFCMOS Process	429
<i>Aleena Umar, Leong Voon Kiong, Tubati Sricharan, Peck Yan Zheng</i>	
Mitigation Strategies of Non-uniform Dosage for Ion Implanters	433
<i>Ervin Tan, King Suen Lee, Hon Leong Chang</i>	
A Study on the Impact of Extraction Electrode Axes on Implant Dose in Applied Materials E500 Medium Current Implanter	437
<i>Yik Han Kwee, King Suen Lee, Ching Chee Chu</i>	
MUSIC to Reduce Defects and Improve Throughput on Implants for SiC MOSFETs	441
<i>Bala Subbu, Leonard M. Rubin, HC Jayashankar, Jaganathan Sampathkumar, Wanchun Zhang, James Thomas, JunSheng Chan, Dwight Roh, Fulvio Mazzamuto</i>	
High Precision Backside He Fault Detection in Dry Etch Using Unsupervised Learning	445
<i>Tejaswini Yella, Xiaoyan Zhuo, K.Chang, Fritz Kemmerly</i>	
Generative AI-Powered Document Analysis with Large Language Models in the Semiconductor Sector	451
<i>Susan Sun, Melissa Gledhill, Ikhlas Manzur, Lional Ananda Wijethilaka, Siddharth Ajit, Abe Hsu, Jeff Shelman, Justin Chown</i>	
"SOCR": Scribe ID Optical Character Recognition on WISeCAM Images for Detecting Wafer Mix-ups	457
<i>Omkar Muglikar, Tina Hsueh, Xiaoyan Zhuo, Aaron Kulbeth</i>	

Rework Processes for Advanced Patterning Hardmask Layers	463
<i>Kinjal Valendra, Yueh-Hsin Dai, Jay Morgese, Jean R. Fakhoury, Dung Nguyen, ShuJin Low Bradley Morgenfeld, Harith Sethupathi</i>	
Executing an Industry Plan for Cybersecurity	469
<i>Doug Suerich, Mayura Padmanabhan, Sri Harish Peddi</i>	
Ionic Reflection-Induced Profile Evolution in 3D NAND Etching: Mechanisms and Optimization Strategies	473
<i>Siddharth Mohanty, Pranay Arvind Patil, Om Maheshwari, Nihar R. Mohapatra</i>	
Characterization of High-O _i , Vacancy Rich Silicon Starting Material for Improved Thermal Slip Performance of Reduced Pressure Epitaxial Process	478
<i>Anya Isaacs, Majid Mansoori, Josh Lane, Hui Sheng, Albert Escusa, Thanas Budri, Ryan Smith Bill Wofford, Steve Adler, Brad Sucher</i>	
New "Array-Only SRAM" (AOS) Test Structure for Yield Learning	483
<i>Matthew Deming, Carl Radens, Alberto Cestero, Steve Lucarini, Chris Sheraw, Julien Frougier Zhigang Song, Steve Crown, Qianheng Du, Michael Gribelyuk, James Demarest, Victor Chan Chris Murphy, Sean Teehan, Ishtiaq Ahsan</i>	
AI-Based Automation of Electrical Yield Analysis and Optimization Across Electrical, Metrology, and Process Data	488
<i>Mesfin Taye, Daniel Greenslit, Victor Chan</i>	
Federated Learning for Semiconductor Digital Twins: A Privacy-Preserving Framework for Collaborative DUV Nanolithography	493
<i>Haiyang Yun, Hao Chun Liao, Benyamin Davaji, Peter C. Doerschuk, Amit Lal</i>	
Process-aware Deep Learning for Predicting Ferroelectric Polarization in HZO	498
<i>Mehdi Yaghoubi Arzefouni, Haiyang Yun, Peter C. Doerschuk, Amit Lal, Benyamin Davaji</i>	
Gas Path Baffle Ring Tuning in Low Vacuum Chambers Utilizing Computational Fluid Dynamics	503
<i>Adam Anthony Chalupa, Dylan Jeffrey Stang</i>	