

2026 IEEE 30th Workshop on Signal and Power Integrity (SPI 2026)

**Turin, Italy
14-17 June 2026**

IEEE Catalog Number: CFP26SPI-POD
ISBN: 979-8-3315-9076-5



Copyright © 2026, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP26SPI-POD
ISBN (Print-On-Demand):	979-8-3315-9076-5
ISBN (Online):	979-8-3315-9075-8
ISSN:	2475-9481

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

TABLE OF CONTENTS

Temperature-Aware ML Surrogates for Fast Signal-Integrity Prediction in Co-Packaged Optics	1
<i>Sohrab Sheikh Sofla, Madhavan Swaminathan</i>	
Modeling High-Speed Serdes Links with Symbolic Regression	5
<i>Soumyadeep Chatterjee, Priyank Kashyap, Nirjhor Rouf, Chris Cheng, Paul D. Franzon</i>	
Using Decision Trees for Fast Error Identification in Physics-Based Modeling of PCB Structures	9
<i>Tommy Weber, Til Hillebrecht, Christian Schuster</i>	
Macromodeling of Electrically Long Structures Using a Delay-Aware Rational Szegő Kernel	13
<i>Yens Lindemans, Thijs Ullrick, Ivo Couckuyt, Dirk Deschrijver, Tom Dhaene</i>	
Transformed Gaussian Process Regression for Passivity-Aware Uncertainty Quantification	17
<i>Ethan Thieme, Xu Chen</i>	
Efficient Stochastic Modeling of Distributed Transmission Line Networks Using Homotopy Assisted Physics Informed Neural Networks	21
<i>Aakanksha Verma, Dyuti Basu, Avirup Dasgupta, Sourajeet Roy</i>	
A Comparative Study of Acceleration Algorithms for Integral Equation Methods	25
<i>Yongzhong Li, Piero Triverio</i>	
A Scalable Distributed Electromagnetic Solver for 3D Integrated Circuit Design	29
<i>Atacan Tuhan, Damian Marek, Yongzhong Li, Piero Triverio</i>	
A Novel Vectorial Unified Transform for the Full-Wave Broadband Characterization of On-Chip Passives	33
<i>Tim Pattyn, Daniël De Zutter, Martijn Huynen, Dries Vande Ginste</i>	
Accelerated Electromagnetic Simulation Using The Laguerre-FDTD Method and Machine Learning	37
<i>Madhavan Swaminathan, Yiliang Guo, Yifan Wang</i>	
Comparison of Tree Search and Reinforcement Learning Methods for Macromodel Synthesis	41
<i>Simon Nau, Jan Krummenauer, Shaif Saleem, André Zimmermann</i>	
A Physics-Informed 1D-CNN Surrogate Model Using Geometric Features for Mode Conversion Prediction in High-Density C-PHY Routing	45
<i>Tse-Jui Huang, Tzong-Lin Wu</i>	
Transformer-Based Deep Equilibrium Model for Interconnects with Large Number of Coupled Lines	49
<i>Ahsan Javaid, Ramachandra Achar</i>	
Power Integrity in 3-D Chiplet Systems with Intermediate Layers	52
<i>Andres Ayes, Eby G. Friedman</i>	
Power-Integrity Modeling of VR Faults in High-Performance Applications	56
<i>Sriharini Krishnakumar, Inna Partin-Vaisband</i>	
A Shield-Assisted Dual-Side Common-Mode Choke Coils Architecture for Compact Automotive Ethernet ECUs	60
<i>Yutaka Uematsu, Kentaro Jumonji</i>	

A Compact 8–18 GHz 150-ps True-Time-Delay Line in 0.18 μm SiGe BiCMOS	64
<i>Han-Ting Lin, Andreas Weisshaar</i>	
Signal-Integrity-Aware Routing and Shielding for UCIE-Compliant 2.5D ICs	67
<i>Min Kim, Shilong Zhang, Geuna Chang, Youngsoo Shin</i>	
Behavior of Crosstalk in Environmentally-Impacted Automotive PCB Interconnects and Effect on Signal Transmission	71
<i>Jose Enrique Hernandez-Bonilla, Torben Wendt, Torsten Reuschel, Cheng Yang, Christian Schuster</i>	
Systematic and Fast Crosstalk Modeling of 10Base-T1S Data Links in the Aircraft Cabin	75
<i>Moritz Gappa, Burkhard Heinke, Cheng Yang, Christian Schuster</i>	
Boosting High-Speed Channel Transformer Performance with Gating Neural Network	79
<i>Davit Kharshiladze, Hyunwook Park, Zhiping Yang, Chulsoon Hwang</i>	
Signal Integrity Microprobing Strategies for Managing Channel Loss and Dense Packaging in AI Infrastructure Interconnects	83
<i>Mike Resso, Pratik Ghate, Tim Wang-Lee, Rick Rabinovich</i>	
Over-Moded Coaxial Test Cables for 425 Gbps PAM4 SerDes Validation Test Margin	87
<i>Andrew Josephson, Francesco De Paulis</i>	
Signal Integrity Analysis of Integrated THz Graphene Antennas	91
<i>Antonio Maffucci, Ciro D'Elia, Alfredo Babusci, Andrea G. Chiariello</i>	
A Multifunctional Graphene Coating for Advanced Electronic Packaging	95
<i>F. Siconolfi, D. Pinchera, L. Tari, A. Maffucci, G. Cavaliere, I. Appiah Otoo, M. Cojocari, S. Sibilis F. Cristiano, G. Giovenco</i>	
A Methodology for Minimizing Driver Usage in High-Speed On-Chip Interconnects in Pre-Layout Phase	99
<i>Taeho Park, SoYoung Kim</i>	
Fully Automated Thermal-Aware Trace Routing for Chip-on-Film Designs	103
<i>Shilong Zhang, Gyeongjin Kim, Youngsoo Shin</i>	
Development of a Method for Extracting the Permittivity and Permeability of Molding Compounds for IC Packaging Using a Trident Waveguide	107
<i>Gabriel Vaintrub, Grégory Houzet, Edouard Rochefeuille, David Auchère, Laurent Schwartz Thierry Lacrevez</i>	
HIPPO-GRU Circuit Macro-Models Based on Time- and Frequency-Domain Data	111
<i>Bijan Shahriari, Roni Khazaka</i>	
GPU-Accelerated Structure-Preserving Model Order Reduction of Large Multi-Port RLC Interconnects	115
<i>Rayeed Rahman Ananda, Ramachandra Achar</i>	
Automatic Model-Based Characterization for Filter Design Verification	118
<i>Owen Czuchra, Dries Peumans, John Lataire, Domenico Spina</i>	
On Building D-Stable Macromodels	122
<i>Tommaso Bradde, Stefano Grivet-Talocia</i>	

A Multi-Megahertz Integrated Voltage Regulator from PCB to 3D-Stacked Glass Architecture	126
<i>Ramin Rahimzadeh Khorasani, Madhavan Swaminathan</i>	
Accurate SI/PI Analysis of Differential Interfaces: Addressing Limitations in Power Aware IBIS Modeling Methodology	130
<i>Raushan Kumar, Manish Bansal, Davide Lena, Marcello Cicchetti</i>	
Designing for Board Level Electromagnetic Compatibility Through a Systematic Learning Methodology	134
<i>Alexandre Plot, Benoît Goral, Béatrice Azanowsky, Philippe Besnier</i>	
Modeling and Improving Transmission of High-Speed Vias on PCBs up to 200 Ghz	138
<i>Til Hillebrecht, Johannes Alfert, Christian Schuster, Pantelis Lelekas, Nikolaos Sismanis Georgios Bouzianas</i>	
A Comparative Study of Microstrip Line Models Up to 500 GHz	142
<i>Gia Ngoc Phung, Thomas Flisgen, Gregor Streitenberger, Abhijeet Kanitkar, Uwe Arz, Wolfgang Heinrich</i>	
Measurement-Calibrated PCB Material Modeling for Millimeter-Wave Signal Integrity	146
<i>Kaisheng Hu</i>	
Low-Latency High-Speed RF Transmitters with Analog Pre-Distortion Power Amplifiers	150
<i>Tommaso A. Cappello</i>	
Design and Simulation of Stretchable Crossbar Array for Neuromorphic Computing	154
<i>Twinkel Manna, Gulafsha Bhatti, Aakanksha Verma, Sourajeet Roy, Yash Agrawal, Rohit Sharma</i>	
ML-Based Surrogate Modeling of Capacitance Matrices in Multiconductor PCB Interconnects	158
<i>Mohamed Kheir, Henning Mextorf</i>	
Compressed Vector-Valued Kernel Ridge Regression for Complex-Valued Parametric Modeling of High-Speed Interconnects	162
<i>Nazanin Soleimani, Igor S. Stievano, Riccardo Trinchero</i>	
A Preliminary Study on Kernel Ridge Regression for Parametric Behavioral Modeling of IC Buffers	166
<i>Dilyorjon Yuldashev, Marco Atlante, Igor S. Stievano, Riccardo Trinchero</i>	
Fast Calculation of Probability Distribution of Voltage Noise Based on Parameter Estimation	170
<i>Haiyue Yuan, Tao Wei, Yuhao Huang, Yajun Lv, Jun Wang, Feng Wu, Xiuqin Chu</i>	
A Two-Dimensional Partial Element-Based Formulation for the Per-Unit-Length Parameter Calculation of Conductors	174
<i>Xiao Chen, Gang Zhang, Jinghao Su</i>	
Full-Scale GPU-Accelerated Transient EM-Thermal-Mechanical Co-Simulation for Early-Stage Design of Advanced Packages	178
<i>Hongyang Liu, Tejas Kulkarni, Ganesh Subbarayan, Cheng-Kok Koh, Dan Jiao</i>	
Equivalent Circuit Modeling of Aperiodic On-Silicon PDNs for Fast What-If Analysis	182
<i>Si-Ping Gao, Jiahong Chen, Francesco De Paulis, En-Xiao Liu, Wenjian Yu</i>	