

2026 30th International Symposium on Asynchronous Circuits and Systems (ASYNC 2026)

**Kgs. Lyngby (Copenhagen), Denmark
3-5 June 2026**

IEEE Catalog Number:
ISBN:

CFP26012-POD
979-8-3195-4677-7



Copyright © 2026, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP26012-POD
ISBN (Print-On-Demand):	979-8-3195-4677-7
ISBN (Online):	979-8-3195-4676-0
ISSN:	2643-1394

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

TABLE OF CONTENTS

Taking Timing Out of the Equation: Moving Fully Automated Synthesis as close as possible to Delay-Insensitive Circuits	1
<i>Karthi Srinivasan, Ole Richter, Jordan Schmerge, Rajit Manohar</i>	
Generalized Binary Comparator Networks for QDI Combinational Logic Synthesis	10
<i>Florian Huemer, Dylan Baumann</i>	
Improved Logic Synthesis for Asynchronous Circuits	19
<i>Karthi Srinivasan, Rajit Manohar</i>	
A-ATPG: A Graph-based Automatic Test Pattern Generation Method for the DfT Architecture of Asynchronous Bundled-data Circuits	28
<i>Xuanyu Zhang, Jilin Zhang, Hong Chen</i>	
A Test Architecture for Bundled-Data Asynchronous NoC Switches Using Commercial ATPG Tools	36
<i>Iordana Gaisidou, Giuseppe Chessa, Giannis Giannoulas, Artur Jutman, Davide Bertozzi, Christos Sotiriou</i>	
Jumper: A State Capturing Element For Testability in Asynchronous Bundled-Data Circuits	45
<i>Ismael De Almeida, Azzadine Thajte, Cristiano Merio, Xavier Lesage, Adrien Godard, Ali Naimi, Sylvain Engels, Laurent Fesquet</i>	
Automated FPGA-Based Wafer Testing of Asynchronous FlexICs	54
<i>Marcos Sartori, Yushu Qin, Shengyu Duan, Yujin Zheng, Rishad Shafik, Alex Yakovlev</i>	
An Energy-Proportional, High-Speed Serial Link	58
<i>Alex Huang, Amirmohammad Nazari, Robert Soulé, Rajit Manohar</i>	
ANP-E: A 22-nm Asynchronous Spiking Recurrent Neural Network Processor Enabling On-chip Learning for Physiological Signal Monitoring	66
<i>Yuan Hua, Chunqi Qian, Jilin Zhang, Hong Chen</i>	
Amplifier Circuit-Based Metastability Model	74
<i>Jürgen Burin, Afsah Anjum, Andreas Steininger</i>	
Asymmetric Current-Starved Inverter Delay Lines for High-Performance Bundled-Data Circuits	83
<i>Jéssica Gonsalves Santos, Cristiano Merio, Adrien Godard, Ali Naimi, Sylvain Engels, Robin Wilson, Laurent Fesquet</i>	
Effect of Self-Timed Design Styles on the Lifetime of NEMS Circuits	88
<i>Philipp Lehninger, Andreas Steininger, Axel Jantsch</i>	
74% Power Reduction in Bundled Data Circuits Thanks to Clock Gating Integration	92
<i>Adrien Godard, Robin Wilson, Sylvain Engels, Laurent Fesquet</i>	