2026 IEEE 6th International Conference on VLSI Systems, Architecture, Technology and Applications (VLSI SATA 2026)

Bangalore, India
12-13 June 2026

IEEE Catalog Number: CFP2684Z-POD
ISBN: 979-8-3195-3048-6

IEEE
Advancing Technology for Humanity

Copyright © 2026, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP2684Z-POD
ISBN (Print-On-Demand):	979-8-3195-3048-6
ISBN (Online):	979-8-3195-3047-9

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

CURRAN ASSOCIATES INC. proceedings .com

TABLE OF CONTENTS

Power Evaluation of Adiabatic Logic in CMOS Circuit at 90 nm Technology 1
Sarin Prakash Nair, Aywin B S, Anjana J G

Variability-Aware Statistical Read Stability and Yield Analysis of 6T and 8T SRAM Cells in 45 nm CMOS Technology 6
Kendaganna Swamy S, Naveen Kumar S, Keerthi U K, Pavan K L, Mohammed Firasath Khan, Vignajith S

High Performance 32-Bit ALU using Integrated Multipliers 11
Anu H, Nishanth Bojegowda, Nithish C, Pavan Rao C P, Poojitha M R

Compact Low- Power QCAbased Parity Generator for Nanoscale Computing 17
Nandhaguru S, Yuvan Pranav Murugesan, Jivin Anto A, Ramesh S R

Real-Time CLAHE based Canny Edge Detection using Zynq UltraScale+ MPSoC FPGA Board 22
Maganti Shanmukha Sri Datta, Ajith Kumar J, Challa Poojitha, Mullapudi Leela Venkata Kalyan, Prabhu E

Stochastic Challenge-Driven XOR-PUF: FPGA Compatible Stochastic Computing 28
Challa Poojitha, B Ananyashree, Mullapudi Leela Venkata Kalyan, Prabhu E

Development of Real-Time Traffic Violation Monitoring System Using ANPR Technology 34
V. Muneeswaran, Y. Jagadeeswar Reddy, M.Hari Krishna, B.Charan Tej

Energy Efficient Approximate Square Root Circuit for Image Processing Applications 38
Veerabadra Chary Rasoju, Uppugunduru Anil Kumar, Chowta Mallikharjuna Rao, Syed Ershad Ahmed

Compressor-Based Adaptive Approximate Multiplier with Pipelining Concept for Reduced Latency in Neural Network Applications 44
Murugesh R, K G Janeeth, Jayaprakash S

Verilog-Based Systolic Array for Matrix Multiplication and Convolution in CNNs using RISC-V-VP++ 50
Mohammed Mudassir

A CMOS based SAR ADC with Integrated Clock Gating Technique for Low Power Applications 56
P. Ranjithkumar, Prasenjit Deb

Scientific Computing on Hardware 61
Subhodeep Chakraborty, Krishna Patil, Nara Prajwal, G.V.V. Sharma

Investigation of Interface Trap Charges on Schottky TFET for High-Frequency Application 68
Prayag Sharma, Sudarsan Ravichandran, Veer Vikram Saxena, Prashanth Kumar, Ravi Tiwari

Design, Synthesis, and Comparison of Multiplier Architectures using 90 nm to 3 nm Standard Cell Libraries 73
Siva Kumar P, M C Parameshwara

BRIDGE: Sign Language to Adaptive Speech Conversion 79
R. Jayanthi, Chandana Y. R.

Design and Implementation of High Performance and Low Power RISC-V Processor 85
Abhinav K R, A R Jayan

AI/ML-Based Low-Power Secure BIST Architecture 91
Rahul C M, Anita J P

A Novel Hybrid Buck Converter with Reduced Ripple and High Efficiency for Low-Power Applications 97
Janu N, Iqra Bismi, Kannika A N, Manish C, Sunita M S

Multi-Scan-Chain Minimal Polynomial Computation using the Berlekamp–Massey Algorithm for ISCAS'89 Circuits with X-filling 103
Sooraj Nibin, Jayakrishnan K. R, Sreenidhi P. R

A Trojan-Resilient FIR Filter Architecture using Redundant Computation for FPGA-Based DSP Systems 109
Niranjana P.S., Mohankumar N.

Area-Power Efficient Hybrid Direct Digital Frequency Synthesizer for Multimedia Systems 115
Neha S M, Srushti Kadole, Sunidhi S Rao, T N Yogajay, M C Parameshwara

FPGA-Based Digital Control Architecture for Single-Axis Solar Tracking System 120
Shaik Famida, R.K. Sharma

FPGA Implementation of a High-Speed ALU using Booth Multiplier and Kogge-Stone Adder 125
Athirath A, Sreenidhi Prabha Rajeev

Comparative Analysis of Leakage Current in 28-Transistor Full Adders: Conventional CMOS vs SCCMOS 130
Harshitha S, M Sathish Kumar

A Fine-Grained Versatile Systolic Array Architecture for Mixed-Sparsity Hardware Acceleration on FPGA 136
S Rohit, Vrajesh K, Yerramsetty Venkat Sridattatreya, Sowmya K B, Eleena Mohapatra

Efficient Utilization of Solar Energy Through Portable Inverter System for Domestic Use 142
K. Rajesh, Konijeti Vinod Kumar, Nithin S, Mothukuri Gopinadh, Maduri Bhuma Reddy

A UVM 1.2 Verification Environment for ARMv8-M PACBTI and TrustZone Security Architecture: Implementation and Coverage Analysis 148
Dhulipala Yagna Deepak

Design of Low Dropout Voltage using TSMC 65nm Technology 153
Rutik Badgujar, Vidya More, Vanita Agrawal

Design and Implementation of Bandgap Reference Circuit with low temperature coefficient on 65nm Technology 159
Priyanka Jagtap, Manjeeta Kale, Vanita Agarwal

Design of Proposed Energy Efficient Nano-Scale Tree Router in QCA Technology 165
R. Manoj Kumar, Ganta Lavanya, Dasari Sri Sakthamma, Gedela Bhagya Lakshmi Govada Prasanna Lakshmi

Design and ASIC Implementation of a Low-Latency AXI-Based Interconnect for High-Speed Low-Power VLSI Systems 171
Tadikonda Revanth Roy Naidu, Roopa Shankar, Katikala Sravya Reddy, Deepak Kumar Panda

9T SRAM based Compute-in-Memory Architecture for AES implementation 177
Priyanka S, Krupashree R, Suchitra K P, Sunita M S

Efficient Test Pattern Reduction of VLSI Circuits:A Hybrid Approach 183
Ambagouri Nambiar, Goukanapalli Siddartha Reddy, Kanishka S, Anita J P

Design and Simulation of Fault Tolerance based Wallace Tree Multiplier 189
Sushma V R, Pandiyan P, Siva Prasanna E

Fault Detection in Combinational Circuits using ML 194
A Madhumitha, Lahari R, Sujatha Hiremath

Performance Aware Systolic Array Design for Convolution: A HLS based Comparative Study Across Architectural Variants 200
Sushant Ravi Naik, Vijith Maneeram, Sujal Yatin Vaidya, Sudeendra Kumar K

A Low-Power CNTFET Based Reconfigurable PUF Architecture for Hardware Security Applications 206
P Bharat, S Prashanth, Bhuvana B P, Yokesh V, T Ravi

Voltage Scaling Effects on Delay and Energy in 8×8 CSA Multipliers using CMOS PTL and Hybrid Architectures 212
Preeti E S, Ramesh S M, Siva Prasanna E, Meghadharshini E

FPGA Implementation of Quantum Key Distribution Post-processing for a Post-Quantum Era 217
S. Sivaraman, Padiraju Nagasai Aswatha, Shreoshi Chattopadhyay, Pradyumn Prabhu Sudeendra Kumar K

A Scalable Field Programmable Gate Array Based Distributed Architecture for Multi-Drone Task Allocation and Load Balancing 223
Mudasar Basha, G Divya Vani, M C Chinnaiah, B.Khaleelu Rehman, Prince Kumar, Sai Vishwam

Comparative Analysis of Analog Multipliers and Dividers for Biomedical applications 229
Harshith S, Sunita M S

Design and Implementation of Enhanced version of 32-bit Universal Shift Register for High Speed Data Conversions 234
Talagama Rupitha, G. Sreelakshmi, M. Hemalatha Reddy, Mousumi Bhanja, Silpa Kesav Velagaleti G.Ramachandra Kumar

Design and Implementation of High Performance Synchronous 9-stage Pipeline Architecture in 90 nm Technology at 1 GHz 239
K. Uma Maneendra, Angadi Vinay, Ravela Praveen Kumar, G. Ramachandra Kumar, G. Sreelakshmi M.Chathar Singh

A 60 GHz Low Noise Amplifier Adopting Integrated Transformer-based Neutralization Technique 243
Matcha Sai Poojitha, Karthigha Balamurugan

Performance Evaluation of Real-Time Scheduling Algorithms for Latency-Critical IoT Applications 249
Chitra P, Swetha R, Anand K, Denceli D

FPGA-Driven Fuzzy Logic Control for Real-Time Industrial Automation 255
Bhuvana S D, Sudheesh P G, Rahul Ratnakumar

Crypto Vision: A Reversible Gate-Based 16-Bit Image Encryption Framework with Chaos-Driven Key Scheduling and VLSI Metrics 261
V. Annapurna, C.Abhi Swathrika, S. Misba Anjum, S. Anusha, N. Hema Sree, T.Naresh

Design and Implementation of Reusable CAN Protocol IP Cores 268
Kattamuri Sai Pullaji Saaketh, Inuganti Nagendra Sathwik, Menda Durga Abiram, V Sumitra

A Low-Power Delay-Optimized High-Speed Dynamic Comparator with Temperature Compensation 274
D. Rushikesh, Chandan Sai Pavan Padala, Kirti S. Pande

Real-Time PYNQ-Z2 Hardware Accelerator Based Embedded Vision for Forward Collision Warning in ADAS 280
Kanampalli Sai Adarsh, Redekar Yash Jalandhar, Akhi P Venu, Sujatha Rajkumar

Electrostatic Field Engineering Analysis of Hybrid Al_2O_3/ZrO_2 Gate Dielectric AlN/GaN based MOSHEMTs for Enhanced RF and Power Performance 287
M Manikandan, J Ajayan, K Bikshalu, G Dhivyasri, Sreejith S, Padmavathi M

Advanced InGaN/GaN MOSHEMT Design with Optimized Barrier Composition and High-k Gate Dielectrics for Superior RF Power Amplifier Performance 293
M Manikandan, J Ajayan, K Bikshalu, G Dhivyasri, Sreejith S, Padmavathi M

Low-Power Sparse CNN Accelerator with Wallace Tree Multiplier and Pre-Encoding Architecture for Image Clarity Analysis 299
Mihir Venkat Sudarshan, Kamatchi S, Paramasivam C

A Novel Power-Aware Posit-HUB in Digital FIR Filter Architecture 305
U.S Manikanta, Yamini Devi Ykuntam

Design and Simulation of RSA using Montgomery Modular Multiplication 311
Muluguri Surya Prakash, Ghanapriya Singh

Performance Evaluation of High-k Engineered Nanosheet FETs in High-Speed Digital Circuits 316
Chaithanya Pasunuti, Kallepelli Sagar, P.Soni Reddy

Comparative Analysis of Flash ADC using Various Architectures 322
Chilka Patel, Akash Mecwan, Usha Mehta, Piyush Bhatasna

Ultra Low Power Safety Aware Elevator Controller ASIC with Near-Zero-Skew Clocking 328
Sriram A, Prabakar T N

HW/SW Co-Verification of an OBI-to-AXI4-Lite Controlled AXI4 DMA Integration using CV32E40P RISC-V Core 334
Kishaan Prakash, Karthik S

Energy Efficient Reversible Carry Tree Adder 339
Nivishna S, Mubarak J, Mukil Thara S M

Design and Formal Verification of a Logarithmic-Posit Arithmetic Core for Edge Neural Acceleration 345
Akaashraj P, Rangeetha S, Madhumalini M

Design Validation and Performance Evaluation of Folded Cascode OpAmp by Nondominated Sorting Cuckoo Search Optimization Algorithm 351
Apurba Bikash Kalita, Subhash Chandra Rajbongshi, Gaurav Trivedi

A Gaussian-Doped GaN HEMT with Back-Barrier for Suppressed Gate Leakage 356
Sahil Shamim, Samyak Anand, Sahitya, Sumit Kale

Design and Implementation of 16-bit SAR ADC for Bio-Sensor Interfacing 361
Guru Kamble, Vaishali Ingale, Vanita Agarwal, Ashlesha Gokhale

Design and Optimisation of Gate Stack Structures for High-Performance SiC Power Devices 367
Anisah Rizvi, G. Suma Dhatri, Disha Rautela, Md. Jawaid Alam

FPGA Implementation of a Real-Time Image Processing Engine 373
Sri Lekha Pilla, N. Karthik, L. Varsha Mahi, M. Lakshmi Prasanna

Dedicated Astronomical Computation Unit for Luni-Solar Calendrical Systems in 90nm CMOS 377
Sriram Anbalagan, Aishwarya M, Sri Sowmya Yadla, Prabakar T N

IoT-Based Milk Adulteration Detection System using Random Forest, Support Vector Machine and XGBoost on Raspberry Pi 383
Nilesh Korde, Vedanti Raut, Saachi Laturiya, Utkarsh Salunke, Vaidik Samarth

IoT based Crop Predictor and Water Irrigation System using Machine Learning 389
Aanchal Sinha, Abhishek Kumar Jha, Aiza Fatima Ahmad, Saptak Chaki, Sudipa Mondal, Namrata Shaw Harshit Srivastava

Design and Implementation of FPGA Based Smart Vending Machine using VHDL 395
Pragatheesh R M, Sridhar S, Saisuriyaa G

An Uncertainty-Aware Autonomous CPS Framework using Probabilistic Agent-Based AI and FPGA Acceleration 401
Rocky Kumar, Joe Arun Raja, Nishad PM, Manikandan T

Adaptive Epsilon-Controlled MAC Architecture for Energy-Efficient Image Processing 407
Surya V N S V Chakka, Balamurugan S

Design and Implementation of a Low Area Single-Switch Morse Code Decoder on FPGA for Assistive Technology 413
Pedada Venkata Abhiram, Abhishikth Chittala, E Jagan, Ramesh S R

Constraint-Driven and Layer-Aware Optimization of Clock Tree Synthesis for Small ASIC Blocks 419
Omkar Kamble, Shrinivas Mahajan, Vaishali Ingale

TCAD-Based Performance Optimization of Quadruple-Channel Germanium Step-FinFETs with Tri-Material Gate Engineering 425
Kislay Kumar, Rishu Chaujar

TCAD-Based Magnetic Analysis of 2D-MagFinFET in Orthogonal Directions for Medical Micro-Robots Applications 431
Aman, Rishu Chaujar

Adaptive Low-Power IoT Node using DVFS and Vedic Multiplier 437
Sahitya.P, Pavan.P, Sumathi.M, Rajeev.J, Irfan.Sk

Design and Implementation of 6G O-RAN DU using MPSoC Acceleration 443
Samarth Parameswaran, Akshay V, Madhura Karthikeyan, Sakthivel S M

Design and Implementation of a Low-Cost IoT-Based Smart Curtain System for Home Automation 449
Saurabh Shingare, Vaibhav Bansode, Harshal Sonawane, Sayali Joshi, Sumit Rathod

Semantic-Decoded Processing Elements for Heterogeneous RISC-V Systems 455
S. Sudhakar Tipparaju, Ganapathi Hegde, C. Paramasivam

Low power LC-VCO Design for ZIGBEE Application in TSMC 65nm Technology 461
Pratik Gouraj, Saiyma Fatima Raza, Vanita Agarwal

Design and Implementation of a Multichannel FIR Filter Architecture Using Polyphase Decomposition and FFT-Based Channelization 467
Pannala Jhansi, Male Chiranjeevi Goud, Chanchala Pruthvi Raj, G.Ramachandra Kumar Ganti Sreelakshmi, M.Chathar Singh

Performance optimization of PicoRV32 RISC-V processor using Kogge-Stone adder and Vedic multiplier with formal verification 473
Dilip Chandra E, Jayasheel Vinay J, Jnanavi Nag, Megharsha A Gowda, Ramya R

Design and Implementation of a Toggle-Based Segmented LFSR for Low-Power BIST Applications 478
Jyothilakshmi J, Geethu R S, Ramesh Bhakthavatchalu

An Ensemble Deep Learning Framework for Alzheimer's Disease Classification Using Vision Transformer and DINO V2 on MRI Images 484
Harini V V, Kavitha J. C, Subitha D

YOLO-Based Deep Feature Learning With Rf-XGBoost for Diabetic Retinopathy Detection In Diabetic Patients 490
Malli Vidhathri, Tony Rhodes Kotchera, D.Koteswara Rao

Implementation of High-Performance ALU using Dual-Mode Differential Cascode Voltage Switch Logic 496
Anurag Chauhan, Riyan, Rishabh Gupta, Manan Chugh

Predictive Failure Detection and Localization System for PCB Assemblies using Multi-Sensor FPGA-Based RTL Pipeline and On-Chip LSTM Inference 501
Janani M D, Shashi Raj K

IoT Enabled Real Time Fall Detection and Notification System for Elderly People 506
K.Stella, Dhanalakshmi S, Dhanushree S, Gayathri S

High Performance 4-bit Quantized CNN Accelerated Array Multiplier Implementation on FPGA 512
Sivananadam K, Ragul M, Ranjithkumar S, Rithis S

Configuration of DRAM for SSD Controllers 518
Suresh Mopuri, Karishma Potnuru, Amaresh Vulligalda

BHARAT-TPM: Micro-Architecture Design of AXI Enabled AES Hardware Accelerator for RISC-V Trusted Platform Module 523
Bhavana Bl, Raja Sekar K, Aneesh Raveendran, Vivian Desalphine, Hari Babu P, S D Sudarsan

Bridging Quantum and Classical: FPGA-Based Emulation of the Draper Adder Algorithm 529
Delphina Jerusha, B. Chitti Babu, Rama Muni Reddy Yanamala

Design of Systolic Array Multiplier for Neural Networks 535
Sruthe.K, V. Sumitra

Security Characterization of SAT Attack Resilience in Oracle Guided Gate Locked Designs 545
Pulagam Haritha, Mohankumar N

Hardware Accelerated Lightweight Rolling Hash Architecture for Secure Data Integrity in RISC-V Systems 551
Sreegayathri K. K., Koushik B., Raahul L. S., Mohankumar N.

Leakage Aware CMOS Design: A Novel Technique for Power-Constrained VLSI Systems 557
Hema Bahubali Pimpale, Ramyashree H Pujari, Kirthan S Hiremath, Ashutosh Srivastava, Laxmi Jadhav

A Unified Analytical Model for Dead-Zone PFD and Charge Pump Nonlinearities in Fractional-N PLLs 563
Hanu Sharma, Smrithi Banala, J Sai Kesav, Vignesh V

An Optimized FPGA Arithmetic Unit using Dadda Multiplier and Squaring Unit 569
M Adithya Sai, Shaik Sharfuddin, V Sai Santhosh, P. Ashok

Computer Vision Based Automated Surface Defect Detection 575
Shilpa Sondkar, Atharva Umate, Arpita Waghmode, Yuga Vaidya, Atharva Shelke

An Intelligent IoT-Based System for Continuous Air Quality and Sound Monitoring in Smart Cities 581
Surendrababu M S, Shivashankar, Manjunath R

Design of 16-bit signed and unsigned pipelined Radix-4 Booth Multiplier with power gating 587
Sreelakshmi A R, Saurabh Agarwal, Akash Kumar Pradhan