

2026 IEEE 32nd International Symposium on On-Line Testing and Robust System Design (IOLTS 2026)

**Polignano a Mare, Italy
1-3 July 2026**

IEEE Catalog Number:
ISBN:

CFP26OLT-POD
979-8-3315-4686-1



Copyright © 2026, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP26OLT-POD
ISBN (Print-On-Demand):	979-8-3315-4686-1
ISBN (Online):	979-8-3315-4685-4
ISSN:	1942-9398

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com

TABLE OF CONTENTS

Sandbox-Enabled Digital Twin for Cyber-Physical Systems	1
<i>Meet Udeshi, Md Raz, Prashanth Krishnamurthy, Ramesh Karri, Farshad Khorrami</i>	
Trustworthy Neuromorphic and Quantum Machine Learning: Challenges and Emerging Directions	6
<i>Alberto Marchisio, Muhammad Shafique</i>	
Progressive Error-Aware ECC Techniques for Enhancing Flash Memory Reliability	11
<i>Shyue-Kung Lu, Jie-Xin Shi, Shi-Yu Huang, Kohei Miyase</i>	
Structural Security Entropy: A Novel Prior for Robust GNN-Based Security Assessment of Netlists	17
<i>Rupesh Raj Karn, Johann Knechtel, Ozgur Sinanoglu</i>	
Lightweight Fault Resilient Flexible Flash-ADCs	24
<i>Florentia Afentaki, Paula C. Lozano Duarte, Georgios Zervakis, Mehdi B. Tahoori</i>	
Scalable Reliability Assessment of Vision Transformers on Systolic Arrays via Fault Propagation Analysis	31
<i>Natalia Cherezova, Artur Jutman, Maksim Jenihhin</i>	
Algorithm-based Fault Tolerance for RISC-V Vector Processors in Safety-critical AI Applications	38
<i>Sergiu-Mohamed Abed, Ahmet Cagri Bagbaba, Connie O'Shea, Josie E. Rodriguez Condia</i> <i>Matteo Sonza Reorda</i>	
Hardware-Aware Runtime Detection of Soft-Error Anomalies in DPU-Accelerated Neural Networks	45
<i>Federico Buccellato, Corrado De Sio, Sarah Azimi, Luca Sterpone</i>	
PATCH-FFT: Unmasking Dormant Hardware Trojans with Patch-Based Frequency-Domain Transformers	50
<i>Hasala Senevirathne, Amin Rezaei</i>	
VeriSide-II: Structure-Aware Power Modeling for Side-Channel Analysis at Register Transfer Level	55
<i>Behnam Farnaghinejad, Annachiara Ruospo, Alessandro Savino, Stefano Di Carlo, Ernesto Sanchez</i>	
From Prompts to Pressure: Evaluating LLM-driven Agents for GPU Stress-code Generation	60
<i>Aurora Gensale, Giuseppe Esposito, Juan-David Guerrero-Balaguera, Josie E. Rodriguez Condia</i> <i>Luca Cagliero, Matteo Sonza Reorda</i>	
Interpretable GNNs for Fault Detection in Circuits	67
<i>Rupesh Raj Karn, Johann Knechtel, Ozgur Sinanoglu</i>	
TroPUF: Evaluating Hardware Trojan Insertion in Delay-Based Physical Unclonable Functions	72
<i>Marissa Marcarelli, Amin Rezaei</i>	
Thermal Laser Stimulation of Bulk Built-In Current Sensors in Silicon Devices	79
<i>Hugo Perrin, Jean-Baptiste Rigaud, Raphael Viera</i>	
Functional Self-Test for Deep Neural Networks	84
<i>Dina A. Moussa, Michael Hefenbrock, Mehdi Tahoori</i>	
Evaluation of FPGA Delay Injection Mechanisms for Small Delay Fault Analysis	91
<i>Tijmen T. Smit, David Postema, Pieter Paasman, Marco Ottavi</i>	

Microarchitectural Analysis of Speculative Execution Patterns in RISC-V using Machine Learning and ISA-Level Masking Wrappers	96
<i>Muhammad Awais, Maria Mushtaq, Lirida Naviner, Jawad Haj Yahya, Florent Bruguier</i>	
RAS Enhancement of ECC-Protected Vector Register File for the RISC-V Architecture via RERI-Compliant Interface	103
<i>Marcello Barbirotta, Nicasio Canino, Giovanni Mazzini, Mauro Olivieri, Daniele Rossi, Sergio Saponara</i>	
Effective and Memory-Efficient Alternatives to ECC for Reliable Large-Scale DNNs	110
<i>Mohammad Hasan Ahmadilivani, Marten Roots, Marco Restifo, Sven-Markus Loorits, Luca Di Mauro Jaan Raik</i>	
Hybrid Hardening for Robust DNNs Under Adversarial Attacks	117
<i>Leonardo Alexandrino De Melo, Manar Gani, Alberto Bosio, Ovidiu Stan, Vlad-Cristian Miclea Liviu Miclea, Rodrigo Possamai Bastos, David Novo, Bastien Deveautour</i>	
A Statistical Test Methodology for MTJ Stochastic Neurons in Neuromorphic Hardware	122
<i>Jesus Gamez, Victor Champac, Elena Ioana Vatajelu, Leticia Bolzani Poehls</i>	
Accelerated Dynamic Voltage Drop Prediction Using a Lightweight Machine Learning Model	129
<i>Freddy Gabbay, Ido Parchomovsky, Itay Yonatanov, Mohammad Omri</i>	
Reliability of Multilevel Cell Phase-Change Memories for AI Implementations	136
<i>G. Settegrani, R. Gattoni, S. Creti, M. Naldi, M. Omaña, C. Metra, I. .S. Troja</i>	
InjectV: Modeling Fault Injection Attacks in RISC-V Simulation Environment	141
<i>Niccolò Lentini, Giorgio Fardo, Stefano Di Carlo, Alessandro Savino</i>	
DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining	146
<i>Muhammad Hassan, Maria Mushtaq, Jaan Raik, Tara Ghasempouri</i>	
Early-Stage Reliability Assessment of Tensor-Based Deep Learning Accelerators	151
<i>Robert Limas Sierra, Alessandro Veronesi, Josie E. Rodriguez Condia, Leticia Maria Bolzani Pöhls Matteo Sonza Reorda</i>	
Stochastic Model for a CMOS Image Sensor-Based PUF	155
<i>Pierrick Arpin, Florian Pebay-Peyroula, Gilles Sicard, Antoine Dupret</i>	
Vectorized in-Place CRC: a Zero Memory-Overhead Fault Detection Scheme for QNNs on RISC-V	162
<i>Giacomo Perlo, Annachiara Ruospo, Ernesto Sanchez</i>	
Reducing Safety False-Positives in Parity-Based Security AES Using a Hardware Fault Classifier	169
<i>Daniel Thirion, Jean-Marc Daveau, Valentin Egloff, Vincent Beroulle, Philippe Roche, David Hely</i>	
Efficient Multiple Error Correction in Binary HDC Systems Using Majority-Encoded Hypervector Matrices	176
<i>Mohamed Mejri, Abhijit Chatterjee</i>	
Optimizing Scan Test Economics Trade-Offs in Homogeneous 3D SICs via Cost Modeling	183
<i>Giusy Iaria, Paolo Bernardi, Claudia Bertani, Giuseppe Garozzo, Vincenzo Tancorre</i>	
ELP: Elastic Lifetime Processors for Improving Server Energy Efficiency	190
<i>Freddy Gabbay, Jawad Haj-Yahya, Firas Ramadan, Majd Ganaïem, Panagiota Nikolaou Yiannakis Sazeides</i>	

Efficiently Mitigating Model Extraction Attacks against Neural Networks on Edge Devices	195
<i>Antonio Porsia, Giuseppe Monteasi, Annachiara Ruospo, Domenico Galdiero, Ernesto Sanchez</i>	
CIM-FI: A HW-Aware Fault Injection Framework for Digital Compute-In-Memory DNN Accelerators	200
<i>Panagiotis Chaidos, Alexis Maras, Theofilos Spyrou, Anteneh Gebregiorgis, Said Hamdioui</i> <i>Dimitrios Soudris, Sotirios Xydis</i>	
Server Life Extensions at Scale	207
<i>Rhea Dutta, Harish Dixit, Santosh Kumar, Daniel Moore, Sriram Sankar</i>	
Impact of Locations of Circuit Components on Multiple Cell Upset Mitigation in a 22 nm Bulk Process	214
<i>Shuhei Mandai, Ryuichi Nakajima, Arata Matsumoto, Yusaku Nakaoka, Hikaru Nakamoto</i> <i>Sotaro Taniguchi, Shinobu Onoda, Jun Furuta, Kazutoshi Kobayashi</i>	
LOFT: Latent-Fault Optimization Training for Yield Boost in Resistive Crossbar AI Accelerators	220
<i>Shanmukha Mangadahalli Siddaramu, Mehdi B. Tahoori</i>	
SHOUT-Trainer: Closed-loop Trainer for Silent Data Corruption Hunting and Observation Using Transformers	228
<i>S. Maryam Ghasemi, Shanmukha Mangadahalli Siddaramu, Mehdi B. Tahoori</i>	
Variation-Aware Training and Post-Manufacture Tuning of ReRAM Crossbar-Based Hyperdimensional Computing Systems	233
<i>Sai Pranav Komaragiri, Anurup Saha, Mohamed Mejri, Abhijit Chatterjee</i>	
SVE-Based Acceleration of Homomorphic Encryption Arithmetic on ARM Neoverse Processors	240
<i>Massimiliano Donati, Guido Falai, Samuele Bartorelli, Daniele Rossi, Sergio Saponara</i>	
RESIST : Structured Regularization from Weight Similarity to Weight Diversity for Improving Error Resilience of Neural Networks	247
<i>Maryam Eslami, Salim Ullah, Akash Kumar</i>	
Error-Resilient State-Space Networks Using Low-Precision Recovery Models	254
<i>Jackson Isenberg, Mohamed Mejri, Abhijit Chatterjee</i>	
Exploring microarchitectural information from SoC communication buses to detect firmware corruption	259
<i>Lucas Georget, Vincent Migliore, Vincent Nicomette, Philippe Leleux, Arthur Villard, Frédéric Silvi</i>	
GINx4TL: Fine-grained Hardware Trojan Localization and Extraction Using Feature Explainable Graph Isomorphism Network	265
<i>Afjal Hossan Sarower, Rozhin Yasaei</i>	
Statistical Analysis of Architectural Vulnerability Factor for Soft Errors	272
<i>Alessandra Nardi, David Kingston, Ghani Kanawati, Gourav Goyal, Mouadh Ayache, David Johnson</i> <i>Jean-Marc Forey</i>	
Runtime BIST for ReRAM-based CAM using Frequency-Domain Monitoring	278
<i>Haneen G. Hezayyin, Mehdi Tahoori</i>	
Evaluating Generative AI for Functional Safety Analysis of Integrated Circuits	285
<i>Mouadh Ayache, Alessandra Nardi, Aditya Raj Singh, Brian Davenport, Ganapathy Parthasarathy</i> <i>Teo Cupaiuolo, Mladen Berekovic, Saleh Mulhem</i>	

Trust, but Verify: Reliable Compute-in-Memory via Double-Reference Sensing and Selective Recompute	290
<i>Ali Nezhadi, Odysseas Chatzopoulos, Dimitris Gizopoulos, Mehdi Tahoori</i>	
Reality Check for RISC-V: Assessing Software Maturity, Performance and Security	298
<i>Elia Lazzeri, Gianluca Furano, Luca Cassano</i>	
Evaluating Runtime Protection Opportunities in AI Inference through Microarchitectural Fault Injection	303
<i>Maria Trakosa, Odysseas Chatzopoulos, Dimitris Gizopoulos</i>	
Asymmetric Transistor Aging in Modern Accelerators: Reliability Challenges, Vulnerabilities, and Mitigation Strategies	308
<i>Freddy Gabbay, Firas Ramadan</i>	
When AI Designs AI Hardware: Reliability Lessons from Accelerator Architectures	313
<i>Anton Rozen, Freddy Gabbay</i>	
FD-SOI rather than Bulk - Experimental investigation of laser induced fault mechanisms in FD-SOI	317
<i>Loïc Mangin, Krishna Pradeep, Romain Wacquez, Laurent Maingault, Philippe Flatresse</i>	
<i>Adrià Calvo Bellocq, Rainer Lutz</i>	
Project Highlights - Reliability Evaluation for ARCHYTAS AI hardware accelerators	324
<i>A Kritikakou, F. F. dos Santos, M. Traiola, R.B. Tonetto, O. Sentieys, P. Rech, H. Stratigopoulos</i>	
<i>G. Keramidas</i>	