2026 22nd International Conference on Synthesis, Modeling, Analysis and Simulation Methods, and Applications to Circuits Design (SMACD 2026)

Dresden, Germany
29 June - 2 July 2026

IEEE Catalog Number: CFP2610S-POD
ISBN: 979-8-3195-0620-7

IEEE
Advancing Technology for Humanity

Copyright © 2026, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP2610S-POD
ISBN (Print-On-Demand):	979-8-3195-0620-7
ISBN (Online):	979-8-3195-0619-1
ISSN:	2575-4874

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com



TABLE OF CONTENTS

Hybrid Evolutionary-Reinforcement Learning Synthesis of Wideband D-Band Three-Port Circuits 1
Islam Guven, Mehmet Parlak, Dimitri Lederer

Datasheet-Driven Automated Device Modeling 5
Siddharth Mohan, Mike Engelhardt, Tim McCune, Jeff Strang

Scalable Reinforcement Learning for Industrial Analog Circuit Sizing: A Curriculum Learning Approach 9
Douglas Mateus Machado, Nathan Chanez, Severin Trochut, Paul Chollet, Roberto Guizzetti, Pascal Urard Van-Tam Nguyen

MARGO:Multi-Agent RTL-to-GDSII Orchestration 13
Muhammet Enes Yanık, Abdullah Bayram, Ihsan Çiçek, Engin Afacan

EVA-NAS: Energy Variance Aware Neural Architecture Search for Resource Constrained Embedded Systems 17
Hiba Al Yousset, Mohamad Raad, Maurizio Valle, Ali Ibrahim

Second-Order Balanced Truncation of RLCk Models via Frequency-Aware Rational Krylov Approximation 21
Christos Giamouzis, Dimitrios Garyfallou, Nestor Evmorfopoulos

A Sub-2-nW, 69-dB Gain Inverter-Based OTA for Energy-Harvesting Biomedical Sensor Nodes 25
Ali Namdari, Daniele D. Caviglia

A Fractional-N PLL Frequency Synthesizer for Qubit Readout and Control Architectures 29
R. Fernández-Maldonado, U. Esteban-Eraso, F. Aznar, C. Aldea, S. Celma, C. Sánchez-Azqueta

Context-aware Simopt-Power: Using structural data with simulation metadata to optimise FPGA designs 33
Eashan Wadhwa, Georgios Floros, Shanker Shreejith

A Bio-Inspired Starfish TENG Architecture for Ocean Wave Energy Harvesting:CAD-Based Modeling and Design 37
Mina Nazarian Samani, Sima A. Alidokht, Heloise Therien-Aubin, Lihong Zhang

Generative Design of Analog Circuits Under Limited Data via cVAE Manifold Modeling 41
Hakan Taşkıran, Engin Afacan

On-Chip Stacked Transformer in a Low-Noise Amplifier for Cryogenic Environments 45
S. Pache-Vilés, G. López-Pinar, C. Aldea, S. Celma, C. Sánchez-Azqueta

World Model-Based Reinforcement Learning for Sample-Efficient Wideband Pixelated Passive RF Circuit Synthesis 49
Islam Guven, Mehmet Parlak, Dimitri Lederer

Monolithic Co-Integration of an Optically Powered 64 MHz Receiver with On-Chip Charge Pump 53
Erol Tunahan Gedik, Ali Emir Oktem, Macit Uluda, Günhan Dündar, Arda D. Yalcinkaya

On-Chip Frequency-to-Voltage Conversion for Hardware Security Characterization 57
Larissa Santana, Raphael Viera, Jean-Baptiste Rigaud, Murilo Muller, Gevorg Ishkhanyan Laurent Le-Brizoual, Laurent Pichon

Hardware-Efficient Neural Architecture Search for Wireless Signal Classification on Edge Devices 61
Félix D. Suárez Bonilla, Jose M. de la Rosa, G. Liñán-Cembrano

Characterizing Fast RTN Events with Parameter-Limited Instrumentation 65
J. Díaz-Fortuny, F.V. Fernandez, J. Martín-Martínez, M. Nafría, E. Roca, R. Castro-López

A Variability-Aware Compact Memristor Model for HfO_2-based 1T1R ReRAM Devices 69
Khang Phuoc Nguyen, Richard Schroedter, Vasileios Ntinas, Emilio Perez -Bosch Quesada, Eduardo Perez Christian Wenger, Ronald Tetzlaff

LLMs on the Path Toward Analog IC Automation: ChatGPT as an ADC Design Expert 73
Enes Sağlıcan, Kemal Ozanoglu, Günhan Dündar, Engin Afacan

A Fully Integrated CMOS Parametric Amplifier for Cryogenic Qubit Readout 77
Gabriel López-Pinar, Concepción Aldea, Santiago Celma, Carlos Sánchez-Azqueta

Exact Fringe Capacitance Modeling via Schwarz–Christoffel Mapping: A Kirchhoff Benchmark for Parallel Plates 81
Takahiro Yanagi

Local Reranking for Retrieval-based Heterogeneous Analog/RF Design 85
Ali Al-Zawqari, Ali Safa, Dries Peumans, Gerd Vandersteen

RF Post-Layout Performance Prediction with Deep Learning and Image Processing 89
Hoang Trong Nguyen, Trung Q. Duong, Ricardo Martins, Lihong Zhang

Computationally Efficient Surface-Potential Calculation in GaN HEMTs with Neural Networks 93
Danial Bavi, Sourabh Khandelwal

Generative Analog Integrated Circuit Placement via Denoising Diffusion Models 97
Filipe Azevedo, Duarte Marques, Carlos Almeida, Fábio Passos, Ricardo Martins

Modeling of Nonlinear Analog Circuits Using Automated Reachset Conformance Checking 101
Caroline Draudt, Yasmine Abu-Haeyeh, Lars Hedrich

A Composable Hybrid Boolean Masked and Internal Fault Injection-Detecting AND Gate Gadget Proposal 105
Miguel Martín-González, F. Eugenio Potestad-Ordóñez, Antonio J. Acosta, Erica Tena Sánchez

An Improved RTN-Based True Random Number Generation Technique Employing XOR Whitening 109
B. F. Sanchez-Hermosilla, R. Castro-Lopez, E. Roca, F.V. Fernandez

Paving the Path to Spatially Multiplexed Coherent Ising Machines 113
Matthias Thiele, Jens Lienig

A bootstrapped switch with enhanced rising speed and low distortion sampling structure 117
Mohammad Bayazi, Jiayi He, Renato Negra

A 28 nm PLL-Based Oscillator Network for Synchronization and Oscillator-based Optimization 121
S. Y. Neyaz, A. Ashok, M. Schiek, C. Grewing, A. Zambanini, S. Kusuma, S. van Waasen

Automation Design flow of Analog Circuits 125
Behdad Jamadi, Farzad Ordubadi, Asif Wahid, Armin Tajalli

Data-Driven Behavioral Modeling of Mutual and Self-Inductance in Wireless Power Transfer Coils 129
Giulia Di Capua, Nicola Femia, Gennaro Di Mambro, Antonio Maffucci

Using Variational Autoencoders to Address the Inverse Sizing Design Problem of Analog ICs 133
Han Liu, Filipe Azevedo, Carlos Almeida, Hakan TaŞkiran, Engin Afacan, Li Jiao, Ricardo Martins

Memristor Conductance Control System-on-Chip Using Current Controlled Techniques in 28 nm CMOS Technology 137
Neethu Kuriakose, Arun Ashok, Sabitha Kusuma, Kay Winterberg, Christian Roth, Christian Grewing André Zambanini, Stefan van Waasen

Chippenwolf: Fully Programmatic and Open-source Mixed-mode System-on-Chip Implementation Framework 141
Santeri Porrasmaa, Veeti Lahtinen, Verneri Hirvonen, Tomi Valkonen, Aleksi Korsman, Altti Heikkinen Otto Simola, Aleksi Tamminen, Marko Kosunen

AICL Co-pilot: A Hybrid Framework for Hierarchical Analog IC Layout Automation 145
Matthew Bio, Santiago Martin Sondón, Johannes Sturm, Harald Pretl

A 2.4 GHz LC-VCO Fractional-N Phase Locked Loop Open-Source Design in 130-nm BiCMOS 149
Manimohan Thiriloganathan, Shenal Ranasinghe, Avishka Herath, Rajinthan Rameshkumar Hansa Marasinghe, Anjana Viduranga, Gayangana Leelarathne, Kithmin Wickremasinghe

Low-Power RF Circuit Design and Optimization with Fitted ACM2 MOSFET Models 153
Burak Kaya, Wolfgang Gläser, Thomas Thönes, Johan Berthier Tsayem, Heinrich Milosiu

Performance of Ensemble Learning Algorithms for HCI Degradation Modeling of Planar MOSFETS 157
Muhammad Waleed Hasan, Uwe Hatnik, Benjamin Prautsch

Prediction of Read Access Time for 6T SRAM for Bitcell Characterization and Sizing 161
Neha Gupta, Akash Shekhar, Lomash Chandra Acharya, Ajoy Mandal, Sudeb Dasgupta, Anand Bulusu

Duty-Cycle Saturation Effects in Power Converters for Wireless Battery Charging Systems 165
Giulia Di Capua, Nicola Femia

A 79% Efficient Piezoelectric Harvester with Hybrid Hysteretic Control for Self-Powered Biomedical Sensor Nodes 169
Ali Namdari, Daniele D. Caviglia

A Methodology-Driven Fully Integrated EMLC DC-DC Converter with Optimized Passives, Regulation and Reliability 173
Duarte Marques, Margarida Lourenç, Ricardo Martins, Fábio Passos

An Interleaving Concept for Resolution Enhancement of Multi-Hit Time-to-Digital Converters for Time-of-Flight Sensor Applications 177
Jan-Philipp Gaa, Eckhard Hennig

To Clock or Not to Clock: Clock Gating Using Netlist Carpentry 181
Adrian Pitterling, Manuel Jirsak, Eric Schäfer, Georg Gläser

On Re-Usability and Process-Portability of Programmatic Mixed-Mode Integrated Circuit Design 185
Veeti Lahtinen, Altti Heikkinen, Verneri Hirvonen, Aleksi Tamminen, Marko Kosunen

A Linear Active Resistance Based Low-Voltage Low-pass Filter Using Oxide TFT Technology 189
Mohanlal Naik, Vaishali Choudhary, Pydi Ganga Bahubalindruni

Reliability Analysis of Optical Fiber Communication for FPGA Clusters in Space 193
Seyedmohammadhossein Sajjadikaboudi, Giorgio Cora, Corrado De Sio, Sarah Azimi, Luca Sterpone

Detecting IC Reuse via Reflow-Exposure Fingerprints in Pre-Stressed Ring Oscillators 197
P. Quintero-Viejo, J. Diaz-Fortuny, E. Roca, F. V. Fernandez, R. Castro-Lopez

Continuous-Time Bandpass Filter Design, Modeling & Analysis Tool on MATLAB 201
Utku Arda Akinci, Faik Baskaya, Gunhan Dundar

Optimal Reduction of Large-Scale Circuit Models by Tangential Interpolation 205
Chrysostomos Chatzigeorgiou, Pavlos Stoikos, Dimitrios Chatzigeorgiou, Evangelos Nonas
Dimitrios Garyfallou, Nestor Evmorfopoulos, George Stamoulis

Quantum Physics-Informed Neural Network: A Surrogate Model for High-Order Δ-Σ Modulators 209
Thinh Quang Do, Lihong Zhang, Trang Hoang, Trung Q. Duong

SaxoFlow: An Agentic AI Platform for Hardware Design Research and Education 213
Vaisakh Naduvodi Viswambharan, Ayush Dileep

Electro-Optic Modulator Control of Multi-Mode Photonic Processing Units for Optical Quantum Computing 217
Ashwin Raj Ravichandran, Bhuvnesh Narayanan, Christoph Posenau, Lorenz Reuschel, Michael Faulwaßer

Parametric Analysis and Optimization of the Start-up Process for 2D MEMS Mirrors 221
Marlene Schneider, Fikret Eren, David Brunner, Marcel Baunach, Bernd Deutschmann, Norbert Druml

A Direct-Digitization ΣΔ ADC for Ionization Chamber Readout with fA-Level Sensitivity 225
Kerem Yurtseven, Uygar Yildiz, Kemal Ozanoglu, Günhan Dündar

Physics-Informed Chain-of-Thought Fine-Tuning of Large Language Models for Explainable High-Level Design of Sigma-Delta Modulators 229
Yaohui Lu, Shaoping Wang, Shangyu Wang, José M. De La Rosa

XEDGE-SIM: Fast NPU-Level Simulator Unifying RRAM-Based CIM and Firmware-Aware Digital Subsystems for Mixed-Signal Verification 233
Jeong-Hoon Min, Ashwin Bhat, Adou Sangbone Assoa, Seoyeong Jo, Jaeha Kim, Sigang Ryu

Fast Hotspot Analysis Applying Physics-based Electromigration Models 237
Susann Rothe, Jens Lienig, Sachin S. Sapatnekar

Deep Learning Assisted Compact Modeling of DC and High Frequency Scattering Parameters for High-Electron Mobility Transistors 241
Chia-Wei Liao, Han-Hsuan Lai, Meng-Xun Cai, Wen-Kai Kao, Cheng-Shiun Shen, Yu-Chia Pai
HouXian Ding, Yu-Min Hsu, Richard Kuo, Cheng-Kuo Lin, Wen-Jay Lee, Nan-Yow Chen, Yeong-Her Wang
Yu-Chi Chang, Darsen D. Lu

Interactive Design of Optimized Capacitance Arrays using Intelligent IP Layout Generators 245
Uwe Eichler, Torsten Reich, Uwe Hatnik, Benjamin Prautsch

Adaptable 8-Bit Resolution SAR ADC for Analog CIM Applications 249
Ko-Chi Kuo, Juin-Hung Ye

PVT Analysis of Quadruple CMOS RX Front-End for Linear Phased Arrays 253
Francisco Aznar, Uxua Esteban-Eraso, Guillermo Díez-Señorans, Danilo Tardioli, Santiago Celma

Comparative Analysis of Resource-Constrained MP- LS and Neural Network DPD in Deep Saturation 257
Muhammed Taha Karaaslan, Alperen Tunc, Revna Acar Vural, Mustafa Berke Yelten

Sizing of a weakly nonlinear Gm-C Filter based on sEKV model using Geometric Programming 261
Alex Bary, Arthur Perodou, Anton Korniienko, Pierre Courouve, Dominique Morche, Gérard Scorletti

PRED: Probabilistic Routing Expert Diffusion for High-Level Design of Sigma-Delta Modulators 265
Shangyu Wang, Shaoping Wang, Yaohui Lu, José M. de la Rosa

Workload-Aware Early-Stage Power Delivery Network Optimization via Architectural Power Traces 269
Oran Hayes, Maria Pantazi-Kypraiou, Athanasios Tziouvaras, George Stamoulis, Anuj Pathania Shreejith Shanker, George Floros

A 3-b 1.6 GS/s Fully Differential Back-end Flash ADC in IHP SiGe 0.13 µm 273
Hakan Çetinkaya, Tufan Coşkun Karalar, Alper Girgin

Internal Impedance Prediction for Triboelectric Nanogenerators Using Artificial Neural Networks 277
Abel Mwepu Tshimbu, Ting Zou, Lihong Zhang

Pre-Silicon Side-Channel Leakage Detection and Localization in ECC-Based ECDH Hardware 281
Prashee Arora, Mitra Mirhassani, Lang Lin, Norman Chang

Comparative Analysis of GaAs pHEMT VCO Types 285
Anıl Karaca, Mustafa Berke Yelten

Combining Layer-Aware Images and Pre-Layout Fusion for Accurate Analog IC Post-Layout Performance Prediction 289
Carlos Almeida, Filipe Azevedo, Marco Oliveira, Ricardo Martins

Design and Electrothermal Insights in 3D CFETs 293
Nour El I Boukortt, Dirk Stroobandt