2026 International Conference on IC Design and Technology (ICICDT 2026)

Dresden, Germany
22-24 June 2026

IEEE Catalog Number: CFP26412-POD
ISBN: 979-8-3315-5234-3

IEEE
Advancing Technology for Humanity

Copyright © 2026, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP26412-POD
ISBN (Print-On-Demand):	979-8-3315-5234-3
ISBN (Online):	979-8-3315-5233-6
ISSN:	2381-3555

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone:	(845) 758-0400
Fax:	(845) 758-2633
E-mail:	curran@proceedings.com
Web:	www.proceedings.com



TABLE OF CONTENTS

A Review of Ultra Low-Power Programmable Voltage Reference Architectures 1
Andrea Boni, Michele Caselli

Process improvements for CoSi2 silicide junctions in a 180nm BCD technology using failure analysis and TCAD simulation 5
S. Schlipf, D. Kirchmeier, H. Herzog, J. Gluch, S. Grosser, J. Holzbecher, H. Addoushy, C. Baby, A. Scholz

CMOS Scaling by stacked nanosheet architecture with backside contact and heterogenous channels 8
A. Vandooren, C. Sheng, C. Toledo de Carvalho Cavalcante, J. Ganguly, D. Batuk, A. Peng, S. Demuynck N. Horiguchi, S. Biesemans

CMOS Impedance-to-Digital Readout ICs for Electrical Impedance Spectroscopy: A Brief Review 12
Antonio Zappatore, Massimo Gandola, Jacopo Quercia, Leonardo Gasparini, Stefano D'Amico

A Wideband 7–20 GHz GaAs MMIC LNA with 1-dB Average Noise Figure for 6G FR3 Front-Ends 16
Sobhan Amirabadizadeh, Tarek Djerafi

Layout-Driven ESD Robustness Engineering of MV DDD NMOS for Area-Efficient IC Integration 19
Hou-Jen Chiu, Yu-Kuan Wu, Meng-Hsueh Chiang

Towards Quantum Sensing Miniaturization through OLED-on-Silicon 22
Patrick Engelmann, Hayden Jeffrey Binger, Philipp Wartenberg, Josephine Mütze, Lotte Boer, Uri Vool Uwe Vogel

An Active Gate Driver to Mitigate the Overshoot Due to the Fast Switching of HV E-mode GaN HEMTs 26
Franco Fiori, Marcus Nuebling, Frank Klotz

Concept for Compliance Testing of the UCIe® Physical Layer 30
Julius Gottwald, Stefan Scholze, Clifford Dmello

Monolithic PWM Generator based on p-GaN HEMT for High-Frequency Application 34
Yunzhou Jiang, Shenlei Ding, Shihan Ji, Haoyu Wang, Yunsong Xu, Yichao Yang, Ang Li, Jiangmin Gu Wen Liu

Design of a 9.8fJ/conv 0.25mW 12-bit CMOS Fully Analog Cascaded-SAR ADC without a Track-and-Hold Amplifier 38
Jintae Kim, Minkyu Song

An Evaluation of Emerging Packaging and Memory Standards for Addressing Mobile LLM Bottlenecks 42
Joshua Alexander Harrison Klein, Tommaso Marinelli, Saeideh Alinezhad Chamazcoti, Nicolas Pantano James Myers, Julien Ryckaert, Mustafa Badaroglu, Dwaipayan Biswas

Technology solutions targeting the performance of gen-AI inference in resource constrained platforms 46
Joyjit Kundu, Joshua Klein, Aakash Patel, Dwaipayan Biswas

Knowledge Graphs, the Missing Link in Agentic AI-based Formal Verification 50
Vaisakh Naduvodi Viswambharan, Keerthan Kopparam Radhakrishna, Deepak Narayan Gadde Aman Kumar

CMOS Wideband LNA Architecture for Enhanced Sensitivity in Near-Field EMI Magnetic Probes 54
Hung Nguyen, Mai-Khanh Nguyen

An FPGA-based Implementation of AI Accelerator Using an Approximate Arithmetic Systolic Array 58
Ngoc-Lam Nguyen, Mike Reznikov, Cong-Kha Pham, Trong-Thuc Hoang, James Tandon

DTCO study for in-package memory scaling with Active Interposers 62
Aakash Patel, Khakim Akhunov, Nicolas Pantano, Julien Ryckaert, Zsolt Tokei, Gouri Sankar Kar Dwaipayan Biswas

Loopback Built-in Self-test for the UCIe Interface 66
Alexander Persicke, Stefan Scholze, Thilo Wagner

Optimal Determination of Release Time in Integrated Pulse-shaping Circuits for Photon-detection Systems 70
Antonio Vincenzo Radogna, Arianna Morciano, Leonardo Gasparini, Giuseppe Grassi

Power-Timing Margin Trade-Offs in a Dual-Rate CDR with Adjustable Retimer Biasing 74
Rabia Fatima Riaz, Ronny Henker, Frank Ellinger

Enhanced TDDB reliability in superlattice based HZO ferroelectric films 78
Alison E. Viegas, Konstantinos E. Falidas, Ayse Sünbül, Maximilian Everding, Raik Hoffmann David Lehninger, Konrad Seidel

Event-Driven Representation Learning with MOF-Integrated Spiking Transformer Models for Low-Power Edge Neuromorphic AI 82
Haoyun Xu, Ziyang Guo, Qinan Wang