2026 24nd IEEE Interregional NEWCAS Conference (NEWCAS 2026)

Chicoutimi, QC, Canada
21-24 June 2026

IEEE Catalog Number: CFP26NEW-POD
ISBN: 979-8-3315-4414-0

IEEE
Advancing Technology for Humanity

Copyright © 2026, IEEE

All Rights Reserved

Copyright and Reprint Permissions:

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limit of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923.

For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, Piscataway, NJ 08854. All rights reserved.

*** This is a print representation of what appears in the IEEE Digital Library. Some format issues inherent in the e-media version may also appear in this print version.

IEEE Catalog Number:	CFP26NEW-POD
ISBN (Print-On-Demand):	979-8-3315-4414-0
ISBN (Online):	979-8-3315-4413-3
ISSN:	2472-467X

Additional Copies of This Publication Are Available From:

Curran Associates, Inc
57 Morehouse Lane
Red Hook, NY 12571 USA

Phone: (845) 758-0400
Fax: (845) 758-2633
E-mail: curran@proceedings.com
Web: www.proceedings.com

TABLE OF CONTENTS

A 3.125 mV_{pp}1fJ/conv. 100 kS/s Hybrid ADC with Process / Temperature Compensated VTC and Gated Cyclic Vernier TDC 1
Francisco Braga, Fei Yuan, Wenhao Wu, Yushi Zhou

A Double-Tail Comparator with Pre-Charge-Enabled Complementary Cross-Coupling in the Pre-Amplifier and a Miller-Suppressed Latch Stage 5
Yousef Khazaei, Dariush Valipour, Amir M. Sodagar, Hossein Kassiri

A Simulation-Guided Co-Design Framework for SNN Training with FPGA Prototyping 10
Yunhao Ma, Wanting Wen, Wanyi Jia, Boyang Ma, Yanyu Lin, Xueke Zhu, Qingyan Meng, Huihui Zhou Yonghong Tian, Fengwei An

An Energy-Efficient Adiabatic Capacitive Single-Layer Neural Network for Pattern Recognition 15
Himadri Singh Raghav, Mike Smart, Sachin Maheshwari, Alexander Serb

Sign-Support for Analog Compute-In-Memory using Negative Charge-Coupling 20
Johannes Stark, Simon Wilhelmstätter, Joschua Conrad, Maurits Ortmanns

A TIA-Based Sigmoid Nonlinear Activation Function for Photonic Neuromorphic Systems 25
Mostafa Elshazly, Ahmad Hassan

A High-Resolution 125-kHz BW Continuous-Time Sigma-Delta Modulator 30
Renan D. P. De Oliveira, Lucas Compassi-Severo, Alessandro G. Girardi, Paulo César C. de Aguirre

Showcasing ultra-dense inter-tier partitioning in 3D sequential integration 35
Philipp Häfliger, Behnam Samadpoor Rikan, Perrine Batude, Valerie Lapras, Didier Lattard

Piecewise Linear Approximation Hardware for Derivative Computation of Activation Functions 40
Muhammad Samiullah, Amirhossein Zarei, Atik Mahabub, Mouna Djellouli, Shervin Vakili

Towards a Lightweight ARINC-653 Research Platform Based on a Nanokernel 45
Léo Lefebvre, Tarek Ould-Bachir, Felipe Gohring de Magalhaes

Binary-weight Spiking Neural Networks for Low-Power Circular Object Tracking 50
Ayane Matsuzaki, Alexandre Schmid, Rei Kusunose, Seiji Adachi, Kota Ando, Tetsuya Asai Takao Marukame

A fully differential, reference-free, and scalable mechanical stress sensor in CMOS technology 55
Johannes Fromme, Tobias Schwanke, Jürgen Oehm

A High-Sensitivity Surge-Mode RF Energy Harvester for Self-Powered Devices 60
Xing Liu, Hui Wu, Jinbo Chen, Wenjun Zou, Yijun Ye, Jie Yang, Mohamad Sawan

A Computational CMOS Image Sensor with an On-Chip Analog Convolutional Neural Network 65
Kumar Aryan, Kapil Jainwal

Quantization Noise and DAC Errors Cancellation for Nonlinearity Characterization of Sigma Delta Modulators 70
Leonardo Papale, Stijn Ringeling, Marco Fattori, Robert Rutten, Shagun Bajoria, Lucien J. Breems Eugenio Cantatore

Adaptive Ramp Control for Hybrid Buck–Boost Converter Achieving Smooth Mode Transitions in Dynamic Voltage Scaling for USB PD 3.1 Standard 75
Yinglyu Xiong, Xun Liu, Ka Nang Leung

Layout to Performance: RF P&R Effect Prediction via Vision Transformer 79
Hoang Trong Nguyen, Trung Q. Duong, Lihong Zhang

Development and Implementation of a Dual-Input DC-DC Converter to Integrate Two Sources 84
Amantrika Mallik, Tapas Kumar Saha, Jayati Dey, Irfan Ahmed

A Hybrid Random Number Generator for PQC-Ready System-on-Chips 89
Duc-Thuan Dam, Thai-Ha Tran, Nguyen Huu Tho, Duc-Hung Le, Cong-Kha Pham

High-Bandwidth CMOS Regulated Cascode TIA for Short-Range Optical Links 94
Aicha Amou, Frédéric Hameau, Gilles Sicard, Bertrand Gomez

A High-Performance 10T SRAM Cell with Write-Assist Circuitry for Improved Write Delay and Stability 99
G R Sowndarya, Rhea Billava, R.K. Siddharth, M.P. Shwetha, M.H. Vasantha, Y.B. Nithin Kumar Devesh Dwivedi, Edoardo Bonizzoni

A Symmetric and Reconfigurable 1-Bit Logic Design for Efficient Arithmetic and Boolean Operations 104
M.S. Ezekiel, R.K. Siddharth, Y.B. Nithin Kumar, M.H. Vasantha

A Novel Active Phase Shifter Architecture, implemented in a BiCMOS 55nm process, for 5G Millimeter-Wave Beamforming Applications 109
Célestin Marie, David Cordeau, Abdelaziz Hamdoun, Jean-Marie Paillot

Neural Networks as Boolean Circuits: A Bidirectional Perspective 114
Massil Ait Abdeslam, Jean-Pierre David

Improved Electromyography Classification using Convolutional Neural Networks 119
Muhammad Salaar Arif Khan, Hamna Saleem, Fatima Mohsin, Aaina Imran, Arooj Arif

ACM2 for LC-VCO Simulation 123
Bui Thanh An Nguyen, Deni Germano Alves Neto, Manuel J. Barragan, Carlos Galup-Montoro Sylvain Bourdel

Meeting Energy–Performance Requirements in Flexible Wearable ICs with Two opamp designs 128
Maha Shatta, Georgios Panagopoulos, Georgios Zervakis, Mehdi B. Tahoori

Multi-Rate Discrete-Time Behavioral Modeling of Analog Charge-Pump Phase Locked Loops 133
Xu Wang, Léna Connesson

Score Shaping and Pareto Optimality in Analog Integrated Circuit Design Automation 138
Danial Noori Zadeh, Mohamed B. Elamien

Deterministic Fault Pattern Library: Bridging RTL Accuracy and High-Level Simulation Efficiency for Systolic Arrays 143
Vu Dang Nguyen Trinh, Ayoub Fellouh, Otmane Ait Mohamed, Fakhreddine Ghaffari

Quantitative Assessment of Galileo SAR Satellite System Resilience to Jamming Attacks 148
Abdelhakim Baouya, Brahim Hamid, Otmane Ait Mohamed, Saddek Bensalem

Robust and Trustworthy TinyML-Based EEG Seizure Detection with Quantized Inference 153
Bikram Majhi, Dheeraj Shakya, Soumyajyoti Maji

Improving Pulse Oximetry Accuracy by Mitigating Photoplethysmographic Non-Linearities 158
Emmanuel Dervieux, Wilfried Uhring

Artifact-Robust SpO2 Estimation from Multi-Wavelength Vertebral PPG: in vivo Evaluation in a Porcine Model 163
Wenzheng Wang, Nicolas Mainard, Julien Denoulet, Manuel Bouyer, Mathilde Gaume, Raphaël Vialle Sylvain Feruglio

A Fully Differential Current-Mirror ECG Front-End: A Fair Silicon Comparison With the Classical Three-Opamp Instrumentation Amplifier 168
G. Gagnon-Turcotte, B. Gosselin

Multi-Objective Optimization of Segmentation Schemes for High-Speed Current-Steering DACs 173
Han Liu, Chunqi Bai, Yan Wang

Hierarchical Noise-Shaping TDC for Calibration-Free Multi-GHz Digital Fractional-N PLL in 180-nm CMOS 178
Thi Viet Ha Nguyen, Thi-Minh-Tuyen Huynh, Cong-Kha Pham

Modelling and Analysis of Multiple DEM Algorithms for Noise Shaping SAR ADCs 183
David Rivera-Orozco, Shaleen Singh, Federico Sandoval-Ibarra, Gerardo Molina Salgado

A 2.5GHz 11-bit TIADC with bandwidth insensitive foreground skew calibration 188
Grégoire Lapert, Gérald Charbonnier, Caroline Lelandais-Perrault, Philippe Benabes

Power-Adaptive Floating-Window Level-Crossing ADC With Half-LSB Window Detection 193
Junya Matsuno

Adaptive Multi-Wavelength PPG Sensing for Robust Physiological Monitoring Across Skin Tone Variation 198
Sabuj Chowdhury, Ahmad Muhammad Anwaar, Sharmistha Bhadra

A Low Area Regulated Negative Charge Pump for Micro Catheter Based Imaging 203
Ahmed Hashem, Tarek Lule, Ray Burke, Daniel O'Hare

An Energy-Efficient FPGA Accelerator for Implicit Neural Representation-Based Computed Tomography Reconstruction 208
Haoyan Li, Xin Li, Kangjie Long, Haochuan Wan, Yuyao Zhang, Xin Lou

Reducing memory accesses and computing energy with RISC-V custom load/store instructions 213
Filipe Pouget, Joaquin Cornejo, Sylvain Clerc, Camille Leroux, Christophe Jego

ApexHDL: A Tool for Generating/Benchmarking Unary and Binary Function Evaluators on FPGA 218
Florian Delhon, Kevin Peymani, Tarek Ould-Bachir

A Novel Node- and Layout-Aware Radiation-Hardened 7 nm D Flip-Flop 223
Aobo Cui, Eleonora Vacca, Sarah Azimi, Luca Sterpone

Graph Canonization for Efficient Pattern Reuse in ReRAM-Based Graph Accelerators 228
Masoud Rahimi, Sébastien Le Beux

Single-Precision Iterative Refinement Floating-Point Power Electronics Simulation for FPGA Versal Platforms 233
Jérémy Poupart, Manouane Caza-Szoka, Michel Lemaire, Daniel Massicotte

S²-CIM: A 53.9 TOPS/W SRAM-based Sign-bit-Aware Multibit Compute-In-Memory Architecture for Edge-AI Inference 238
Anmol Singla, Chithambara Moorthii, Sahil Ahammad Shaik, Sounak Dey, Arijit Mukherjee, Arpan Pal Manan Suri

Process and layout-aware reliability analysis of FeMFET crossbar linearity 243
Antoine Cauquil, Rosario Pronsato, Miqueas Filsinger, Joel Minguet Lopez, Jean Coignus Damien Deleruyelle, Ian O'Connor

A 44mK Resolution, BJT-Based Temperature Sensor with 2% Relative Inaccuracy from -40 to 150 °C 248
Yu-Chiao Huang, Chia-Chen Hsieh, Yu-Te Liao

An Optical Sensor in Standard CMOS Technology for Precise Measurement of Light Polarization 252
Tobias Schwanke, Johannes Fromme, Jürgen Oehm

Resource-Efficient Clock Synchronization in a Wired Field-Programmable Gate Array Network 257
Nathan Day, Jean-François Bousquet

A Tunable Multi-Frequency CMUT for Adaptive Bandwidth Control 262
Issam Skounti, Antoine Verreault, Paul-Vahé Cicek, Alexandre Robichaud

Reverse Engineering FPGA Routing Resources with Graph Neural Networks 267
Alexandre Proulx, Tarek Ould-Bachir, Nora Boulahia-Cuppens, Frédéric Cuppens

A 1.01-pJ/b, 4-Gb/s Receiver for NAND Flash Memory Interface with Source Cross-Coupled CTLE and 1-Tap Time-Based Speculative DFE 272
Shiang-Yuan Li, Hsuan-Chieh Lin, Yu-Jia Chen, Ping-Hsuan Hsieh, Shang-Chi Yang, Su-Chueh Lo Jiansyu Lin, Chun-Hao Tsai, Tung-Yu Li, Ken-Hui Chen, Chun-Hsiung Hung

Processor-controlled universal sample rate converter with fractional delay filtering for 5G communication systems 277
Otto Simola, Andrei Spelman, Aleksi Korsman, Jussi Ryynänen, Marko Kosunen

Frequency Weighted NTF Synthesis for Cost-Efficient ΣΔ based DPD Feedback Loops 282
Haoyang Zeng, Dang-Kièn Germain Pham, Reda Mohellebi, Chadi Jabbour

Experimental Validation of 5G NR Data Links using an Optically Controlled RF Beam Steering Surface 287
Zahra Sepehri, Benoit Malenfant, Richard Al Hadi

D-Band Plastic Waveguide Design and Unified Channel Modeling for System-Level Simulation 291
Louis Royer, Reda Mohellebi, Lionel Vogt, Chadi Jabbour

A CMOS TIA with Active Shunt-Shunt Feedback and Passive Loop Gain Boosting 296
Lorenzo Guglielmini, Andrea Bevilacqua

A Low-Power and Area-Efficient Modified CDAC for Negative Charge Pump Regulation in 18 nm FD-SOI 300
Tom Bergmann, Joel Damiens, Alfonso Hildebrand Rueda, Stephane Lacouture, Remy Cellier Nacer Abouchi, Sebastien Haendler

Characterization of an Ultra-Low-Power Start-Up Circuit for Highly Resistive Micro-Power Energy Harvesting Sources 305
Andrea Farolfi, Rida Iftikhar, Alessandro Nicolosi, Aldo Romani

Triboelectric-RF Hybrid Energy Harvesters: Lateral-Sliding and Contact-Separation Modes 309
Yayi Lu, Kyriaki Niotaki, Reda Mohellebi, Karim Ben Kalaia, Chadi Jabbour

Energy Minimization for disassembly of End-of-Life Electric Vehicle Batteries 314
Bessem Abdallah, J.-D. Martin Otis

A DS-SWL 6T SRAM-Based High-Throughput Hybrid CIM Architecture for 8-Bit MAC Operation in 2-cycle with Time-Domain Weight Categorization 318
Abhishek Goel, Mohit Sharma, Cheena Singhal, Sparsh Mittal, Sudeb Dasgupta

BHDC: Efficient Hyperdimensional Computing under Feature-to-Dimension Imbalance 323
Akbar Saeidi, Antoine Verreault, Damien Brun, Alexandre Robichaud

Cowbot: An Energy-Efficient Edge AI Robotic System for Real-Time Dairy Health Monitoring 328
Francois Gonothi Toure, Abdoulaye Baniré Diallo, Mounir Boukadoum

LUT Optimized 4×4 Signed Multiplier Design for Efficient Systolic Array Based DNN Accelerators 333
Ayoub Fellouh, Vu Dang Nguyen, Fakhreddine Ghaffari, Oualid Araar, Otmane Ait Mohamed, Samir Sakhi Philippe Gaussier, Bachir Madani

A High Power-Density and Broadband Doherty Power Amplifier for 5G Cost-Effective Edge Devices 338
Pingyang Huang, Shengfu Zhao, Li Zhang, Xiaofang Gao, Qiang Cui, Zhiyuan Cheng

A Broadband Active Balun-LNA with Feedback for Low Power and Low Noise Operation 343
Ali Fatemi Mofrad, Fatemeh Akbar, Ali Fotowat Ahmady

A+9.5 dB IIP3 and +5.3 dB SFDR Linearity Enhancement Technique for N-Path Mixer-First Receivers 348
Elpida Karapepera, Alana Dee, Holly Wang, Xichen Li, Jacques C. Rudell

A 850 Mb/s IR-UWB Transmitter with ISI-Resilient OS-D4PPM/QPSK Hybrid Modulation 353
Razieh Eskandari, Mohamad Sawan

A Duty-Cycled PLL Architecture for a Low-Power IR-UWB Transmitter in Neural Implants 358
Wenjun Zou, Hui Wu, Xing Liu, Jinbo Chen, Yijun Ye, Jie Yang, Mohamad Sawan

Statistically-Informed LC-ADC for Energy-Efficient Input-Adaptive Wireless Neural Interfaces 363
Mina Sayedi, Hossein Kassiri

A 1.2 Gb/s NRZ Driver for Micro-Twisted Pair Cables Used in Imaging Catheters 368
Manuel Almada Gutierrez, Federico Sandoval Ibarra, Christoph Hennersperger, Gerardo Molina Salgado

A Configurable Element-Level Digitization ASIC With Integrated SAR ADC and High-Speed NRZ Data Link For Intravascular Imaging 373
Jose Arce-Zavala, M. Almada-Gutierrez, Chinnu Lizbabu, Ravi Ranjan, Jose Cortes-Guzman Mauricio Velazquez-Diaz, John Morrissey, Christoph Hennersperger, Gerardo Molina Salgado

A Fast Design Procedure Using Differential-Evolution–Based Optimization for CT-SDM Modulators 378
D. P. de Oliveira Renan, Rodrigo V. Tambara, Martim K. Presser, Elias de Almeida Ramos Anderson V. Backes, João B. Dos S. Martins, Cesar A. Prior, Carlos H. Barriquello

Operation and Verification of Multi-Rate Discrete-Time Modeled Nonlinear Charge-Pump PLLs in Integer-N and Fractional-N Modes 383
Xu Wang

Low-Power ALIF Spiking Neural Networks for Audio Classification with Loihi-2 388
Verya Gavili Kilaneh, Arash Ahmadi

Reduction of Electromagnetic Coupling between Oscillators using EM-field Controller 393
Ryuto Kawasaki, Tsutomu Yoshimura

Software implementation of fast vectorized inductance extraction for arbitrary planar inductors 397
Florent Barthélemy, Marc Houdebine, Jean-Marc Duchamp, Fabien Ndagijimana

Analytical Modeling of Inductor-Free k-Way N-Path Switched-Capacitor Power Dividers 402
Loai G. Salem, M Mahmudul Hasan Sajeeb

A Modified Dual-Inductor Hybrid Dickson DC-DC Converter for High-Efficiency Data Center Power Delivery 407
Ethan Lee, Michael Tang, Loai G. Salem

A Reconfigurable Switched-Capacitor DC-DC Converter with Wide Range, High Efficiency and Fast Load Response 412
Wei Mu, Zhaonan Lu, Zili Zhou, Zhichao Tan, Menglian Zhao

Analog Activation Functions Assessment in Implementing Resistive Neural Networks 417
Zülal Kiraz, Dang-Kièn Germain Pham, Patricia Desgreys

Adaptation of the GEMMA Methodology for Industry 5.0: Integration of Human Psychophysiological State 422
Abdessalem Hamadache, J.-D. Martin Otis

A Fully Digital Circuit for the Synthesis of Multiple Noise Classes Based on Boolean Algebra 427
Elias Ramos, Augusto Weber, Fernando Pedrazzi Pozzer, Mateus Rutzig, Renan Dotto Pacheco de Oliveira João Baptista Martins, Ricardo Reis

CPAU: A Hardware Efficient Configurable Posit Arithmetic Unit 432
Yue Wu, Fuad Mammadzada, Kristoffer Westring, Joachim Rodrigues

Inverter-Based Differential Amplifiers With Back-Gate Feedback Linearization 437
Eric Danson, Jeffrey Walling

An 8 mA CMOS Current Driver for Adaptive Optics 441
Dalton Martini Colombo, Daniel Lott, Pedro S. Locatelli, Kamal El-Sankary, Greg Burley, Scott Chapman

Design and Implementation of Twisted Hybrid Couplers in GaN Technology for 5G Applications 446
Sujeevan Vigneswaran, Eric Kerhervé, Nathalie Deltimple, Romain Mathieu, Kimon Vivien

EEspice: A Modular Circuit Simulation Platform with Parallel Device Model Evaluation via Graph Coloring 451
Xuanhao Bao, Danial Chitnis

A bioimpedance sensor for wearable devices using a downconversion based architecture with synchronous demodulation 456
S. Rigaut, G. Gagnon-Turcotte, B. Gosselin

Ferroelectric FET-based Reconfigurable Voltage-to-Time Converter in 28 nm CMOS 461
Hanaa Eqeiq, Jeries Mattar, Stefan Dünkel, Halid Mulaosmanovic, Gunda Beernink, Sven Beyer Nicolás Wainstein

A 16-Gb/s NRZ CTLE with a Wide Tuning Range Using a Voltage Boosting Active Inductor in 28-nm FDSOI CMOS 466
Junyoung Choi, Hyunseok Kim, Taewon Kwak, Minho Kang, Cheolmin Park, Jun Yeon Won, Jaeduk Han

A 2.27 µA Ripple-Less & Capless Hybrid LDO with Adaptive Clocking for Low-Power SoCs 471
M. Saad Munawar, Shirin Qaisar, Muhammad Haris Farooq, Qurat Ul Ain, Hammad M. Cheema

Cryo-CMOS control electronics and 1024 quantum devices co-integrated in a matrix-based approach for fast characterization of coupled quantum dots 476
M. Ouvrier-Buffet, B. Jadot, B. Cardoso Paz, M. Darnas, B. Bertrand, B. Martinez, G. Billiot, T. Meunier F. Badets

Robust GHZ State Preparation via Majority-Voted Boundary Measurements 481
Jean-Baptiste Waring, Sébastien Le Beux, Christophe Pere

Synthesis of Application-Specific Quantum Network-on-Chip 486
Milad Eslaminia, Sébastien Le Beux